aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/rfnoc/duc_block_control.cpp
diff options
context:
space:
mode:
authormattprost <matt.prost@ni.com>2020-04-07 09:53:38 -0500
committerAaron Rossetto <aaron.rossetto@ni.com>2020-04-07 10:13:25 -0500
commit002a787258f91095ea34d5ff362767fa0c6dc480 (patch)
tree8cee6790c22e794fbb0bb141b23faa23a165d016 /host/lib/rfnoc/duc_block_control.cpp
parentd9f4d540ef334013eb404ce91b3b446e5fc917ff (diff)
downloaduhd-002a787258f91095ea34d5ff362767fa0c6dc480.tar.gz
uhd-002a787258f91095ea34d5ff362767fa0c6dc480.tar.bz2
uhd-002a787258f91095ea34d5ff362767fa0c6dc480.zip
fixup! rfnoc: Use multichannel register interface for RFNoC blocks
Diffstat (limited to 'host/lib/rfnoc/duc_block_control.cpp')
-rw-r--r--host/lib/rfnoc/duc_block_control.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/host/lib/rfnoc/duc_block_control.cpp b/host/lib/rfnoc/duc_block_control.cpp
index 1795a275a..6b052e17a 100644
--- a/host/lib/rfnoc/duc_block_control.cpp
+++ b/host/lib/rfnoc/duc_block_control.cpp
@@ -52,11 +52,11 @@ class duc_block_control_impl : public duc_block_control
{
public:
RFNOC_BLOCK_CONSTRUCTOR(duc_block_control)
- , _fpga_compat(regs().peek32(RB_COMPAT_NUM)),
+ , _duc_reg_iface(*this, 0, REG_CHAN_OFFSET),
+ _fpga_compat(regs().peek32(RB_COMPAT_NUM)),
_num_halfbands(regs().peek32(RB_NUM_HB)),
_cic_max_interp(regs().peek32(RB_CIC_MAX_INTERP)),
- _residual_scaling(get_num_input_ports(), DEFAULT_SCALING),
- _duc_reg_iface(*this, 0, REG_CHAN_OFFSET)
+ _residual_scaling(get_num_input_ports(), DEFAULT_SCALING)
{
UHD_ASSERT_THROW(get_num_input_ports() == get_num_output_ports());
UHD_ASSERT_THROW(_cic_max_interp > 0 && _cic_max_interp <= 0xFF);