aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/ic_reg_maps
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2011-01-30 22:10:49 +0000
committerJosh Blum <josh@joshknows.com>2011-01-30 22:10:49 +0000
commit7b03f4144a0dc7a1e745ac43a3997b0eab7042c0 (patch)
treebe448bf0b605a550c60eff7364953abc57295799 /host/lib/ic_reg_maps
parent4afdcd180e5ee6b93fefe2fb07b071452fb7ef3f (diff)
downloaduhd-7b03f4144a0dc7a1e745ac43a3997b0eab7042c0.tar.gz
uhd-7b03f4144a0dc7a1e745ac43a3997b0eab7042c0.tar.bz2
uhd-7b03f4144a0dc7a1e745ac43a3997b0eab7042c0.zip
usrp-e100: work on clock control
added vco calibration routine and readback to check for calibrated changed the counters/dividers calculation to be event driven and more mathematically calculated.
Diffstat (limited to 'host/lib/ic_reg_maps')
-rwxr-xr-xhost/lib/ic_reg_maps/gen_ad9522_regs.py8
1 files changed, 8 insertions, 0 deletions
diff --git a/host/lib/ic_reg_maps/gen_ad9522_regs.py b/host/lib/ic_reg_maps/gen_ad9522_regs.py
index a5debe568..86605c34a 100755
--- a/host/lib/ic_reg_maps/gen_ad9522_regs.py
+++ b/host/lib/ic_reg_maps/gen_ad9522_regs.py
@@ -80,6 +80,14 @@ external_zero_delay_fcds 0x01E[4:3] 0
enable_external_zero_delay 0x01E[2] 0
enable_zero_delay 0x01E[1] 0
########################################################################
+vco_calibration_finished 0x01F[6] 0
+holdover_active 0x01F[5] 0
+ref2_selected 0x01F[4] 0
+vco_freq_gt_thresh 0x01F[3] 0
+ref2_freq_gt_thresh 0x01F[2] 0
+ref1_freq_gt_thresh 0x01F[1] 0
+digital_lock_detect 0x01F[0] 0
+########################################################################
#for $i in range(12)
#set $addr = ($i + 0x0F0)
out$(i)_format $(addr)[7] 0 lvds, cmos