aboutsummaryrefslogtreecommitdiffstats
path: root/host/docs/usrp1.rst
diff options
context:
space:
mode:
authorJason Abele <jason@ettus.com>2011-02-28 09:03:45 -0800
committerJason Abele <jason@ettus.com>2011-02-28 09:45:59 -0800
commit50a9d77e93c9dc627cd80e30759d58751d128fcb (patch)
treee7c771dcf64fb4b7e6bd73acd458b5ba4aca7b88 /host/docs/usrp1.rst
parent77641c6f9b634c2153a0613b22ef6717bd2f21c3 (diff)
downloaduhd-50a9d77e93c9dc627cd80e30759d58751d128fcb.tar.gz
uhd-50a9d77e93c9dc627cd80e30759d58751d128fcb.tar.bz2
uhd-50a9d77e93c9dc627cd80e30759d58751d128fcb.zip
Fix typo in usrp1 external clock modification docs
Diffstat (limited to 'host/docs/usrp1.rst')
-rw-r--r--host/docs/usrp1.rst2
1 files changed, 1 insertions, 1 deletions
diff --git a/host/docs/usrp1.rst b/host/docs/usrp1.rst
index 4a239444a..142b849ff 100644
--- a/host/docs/usrp1.rst
+++ b/host/docs/usrp1.rst
@@ -131,7 +131,7 @@ External clock modification
The USRP can be modified to accept an external clock reference instead of the 64MHz onboard reference.
* Solder SMA (LTI-SASF54GT) connector to J2001
* Move 0 ohm 0603 resistor R2029 to R2930
- * Move 0.01uF 0603 capacitor C929 to C926
+ * Move 0.01uF 0603 capacitor C925 to C926
* Remove 0.01uF 0603 capacitor C924
The new external clock needs to be a square wave between +7dBm and +15dBm