aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh
diff options
context:
space:
mode:
authorJavier Valenzuela <javier.valenzuela@ni.com>2021-09-27 14:35:57 -0500
committerWade Fife <wade.fife@ettus.com>2022-01-25 10:18:47 -0700
commit4bfbb9eeec92fdd3e9d7096006f63477d4848f76 (patch)
tree3e0351173fc281dad45ae185652983df5be276e2 /fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh
parent38c549d1f7672e38773fc6624539cc166285a1df (diff)
downloaduhd-4bfbb9eeec92fdd3e9d7096006f63477d4848f76.tar.gz
uhd-4bfbb9eeec92fdd3e9d7096006f63477d4848f76.tar.bz2
uhd-4bfbb9eeec92fdd3e9d7096006f63477d4848f76.zip
fpga: x400: Expand PS GPIO port for DIO control
Diffstat (limited to 'fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh')
-rw-r--r--fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh4
1 files changed, 2 insertions, 2 deletions
diff --git a/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh
index dee16263a..e53454afc 100644
--- a/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh
@@ -82,10 +82,10 @@
localparam FPGA_CURRENT_VERSION_BUILD = 'h0; // FPGA_VERSION:FPGA_CURRENT_VERSION_BUILD
localparam FPGA_OLDEST_COMPATIBLE_VERSION_MINOR = 'h0; // FPGA_VERSION:FPGA_OLDEST_COMPATIBLE_VERSION_MINOR
localparam FPGA_OLDEST_COMPATIBLE_VERSION_BUILD = 'h0; // FPGA_VERSION:FPGA_OLDEST_COMPATIBLE_VERSION_BUILD
- localparam FPGA_CURRENT_VERSION_MINOR = 'h4; // FPGA_VERSION:FPGA_CURRENT_VERSION_MINOR
+ localparam FPGA_CURRENT_VERSION_MINOR = 'h5; // FPGA_VERSION:FPGA_CURRENT_VERSION_MINOR
localparam FPGA_CURRENT_VERSION_MAJOR = 'h7; // FPGA_VERSION:FPGA_CURRENT_VERSION_MAJOR
localparam FPGA_OLDEST_COMPATIBLE_VERSION_MAJOR = 'h7; // FPGA_VERSION:FPGA_OLDEST_COMPATIBLE_VERSION_MAJOR
- localparam FPGA_VERSION_LAST_MODIFIED_TIME = 'h21091513; // FPGA_VERSION:FPGA_VERSION_LAST_MODIFIED_TIME
+ localparam FPGA_VERSION_LAST_MODIFIED_TIME = 'h21111210; // FPGA_VERSION:FPGA_VERSION_LAST_MODIFIED_TIME
// Enumerated type RF_CORE_100M_VERSION
localparam RF_CORE_100M_VERSION_SIZE = 7;