diff options
author | Wade Fife <wade.fife@ettus.com> | 2021-12-07 15:02:24 -0600 |
---|---|---|
committer | Wade Fife <wade.fife@ettus.com> | 2022-02-07 13:08:11 -0700 |
commit | 19a333a2682898c4720a1316d4bcd6b3046d23ba (patch) | |
tree | 3c147a6fc95e10c85bde9faf0ff8b8196b8bdb92 /fpga/usrp3/top/x400/Makefile | |
parent | 7b8d45380577ee27916a59c3f66eafb6f00ea7ca (diff) | |
download | uhd-19a333a2682898c4720a1316d4bcd6b3046d23ba.tar.gz uhd-19a333a2682898c4720a1316d4bcd6b3046d23ba.tar.bz2 uhd-19a333a2682898c4720a1316d4bcd6b3046d23ba.zip |
fpga: x400: Add DRAM support
Diffstat (limited to 'fpga/usrp3/top/x400/Makefile')
-rw-r--r-- | fpga/usrp3/top/x400/Makefile | 31 |
1 files changed, 17 insertions, 14 deletions
diff --git a/fpga/usrp3/top/x400/Makefile b/fpga/usrp3/top/x400/Makefile index c96e9b2d0..ad519be73 100644 --- a/fpga/usrp3/top/x400/Makefile +++ b/fpga/usrp3/top/x400/Makefile @@ -42,20 +42,23 @@ QSFP1_100GBE = QSFP1_0=$(MGT_100GbE) QSFP1_1=$(MGT_Disabled) QSFP1_2=$(MGT_Disa # Target specific variables -X410_IP: DEFS = $(QSFP0_10GBE) RFBW_100M=1 -X410_X1_100: DEFS = $(QSFP0_10GBE) RFBW_100M=1 -X410_XG_100: DEFS = $(QSFP0_10GBE) $(QSFP1_10GBE) RFBW_100M=1 -X410_X4_100: DEFS = $(QSFP0_4X10GBE) RFBW_100M=1 -X410_X4C_100: DEFS = $(QSFP0_4X10GBE) $(QSFP1_100GBE) RFBW_100M=1 USE_100GBE=1 -X410_CG_100: DEFS = $(QSFP0_100GBE) RFBW_100M=1 USE_100GBE=1 -X410_CG_200: DEFS = $(QSFP0_100GBE) RFBW_200M=1 USE_100GBE=1 -X410_XG_200: DEFS = $(QSFP0_10GBE) $(QSFP1_10GBE) RFBW_200M=1 -X410_X4_200: DEFS = $(QSFP0_4X10GBE) RFBW_200M=1 -X410_X4C_200: DEFS = $(QSFP0_4X10GBE) $(QSFP1_100GBE) RFBW_200M=1 USE_100GBE=1 -X410_C1_400: DEFS = $(QSFP0_100GBE) RFBW_400M=1 USE_100GBE=1 -X410_CG_400: DEFS = $(QSFP0_100GBE) $(QSFP1_100GBE) RFBW_400M=1 USE_100GBE=1 - -DEFS += $(OPTIONS) +X410_IP: DEFS += $(QSFP0_10GBE) RFBW_100M=1 +X410_X1_100: DEFS += $(QSFP0_10GBE) RFBW_100M=1 +X410_XG_100: DEFS += $(QSFP0_10GBE) $(QSFP1_10GBE) RFBW_100M=1 +X410_X4_100: DEFS += $(QSFP0_4X10GBE) RFBW_100M=1 +X410_X4C_100: DEFS += $(QSFP0_4X10GBE) $(QSFP1_100GBE) RFBW_100M=1 +X410_CG_100: DEFS += $(QSFP0_100GBE) RFBW_100M=1 +X410_CG_200: DEFS += $(QSFP0_100GBE) RFBW_200M=1 +X410_XG_200: DEFS += $(QSFP0_10GBE) $(QSFP1_10GBE) RFBW_200M=1 +X410_X4_200: DEFS += $(QSFP0_4X10GBE) RFBW_200M=1 +X410_X4C_200: DEFS += $(QSFP0_4X10GBE) $(QSFP1_100GBE) RFBW_200M=1 +X410_C1_400: DEFS += $(QSFP0_100GBE) RFBW_400M=1 +X410_CG_400: DEFS += $(QSFP0_100GBE) $(QSFP1_100GBE) RFBW_400M=1 + +# DRAM IP inclusion. Set to 1 to include DRAM IP in design, 0 to exclude it. +DRAM ?= 1 + +DEFS += $(OPTIONS) ENABLE_DRAM=$(DRAM) # Defaults specific to the various targets: X410_100_DEFAULTS:=DEFAULT_RFNOC_IMAGE_CORE_FILE=x410_100_rfnoc_image_core.v DEFAULT_EDGE_FILE=$(abspath x410_100_static_router.hex) |