aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/tools/make/viv_ip_builder.mak
diff options
context:
space:
mode:
authorWade Fife <wade.fife@ettus.com>2021-06-10 11:50:04 -0500
committerWade Fife <wade.fife@ettus.com>2021-06-17 08:16:59 -0500
commit6190eca14ec13db7456a059cbd69c93550aa45c7 (patch)
tree0dc272a0e66e2b3884019626ddb514466a98e528 /fpga/usrp3/tools/make/viv_ip_builder.mak
parent08473776b28a949027ec8cf2596d8d1b438b979b (diff)
downloaduhd-6190eca14ec13db7456a059cbd69c93550aa45c7.tar.gz
uhd-6190eca14ec13db7456a059cbd69c93550aa45c7.tar.bz2
uhd-6190eca14ec13db7456a059cbd69c93550aa45c7.zip
fpga: tools: Add modelsim.excludes
This is a list of testbenches that don't work with ModelSim and should be excluded when running run_testbenches.py.
Diffstat (limited to 'fpga/usrp3/tools/make/viv_ip_builder.mak')
0 files changed, 0 insertions, 0 deletions