aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv
diff options
context:
space:
mode:
authorWade Fife <wade.fife@ettus.com>2020-02-24 13:41:20 -0600
committerWade Fife <wade.fife@ettus.com>2020-03-09 13:43:05 -0500
commit6f42ab7c1c962bfc425b6790fe41b2c14769e561 (patch)
tree5e278cc8bb3aba7898ed3ae4bb100e69fe17a7a5 /fpga/usrp3/sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv
parentbb6293bc60ccaf13632f9367617e3dfb4a057f9a (diff)
downloaduhd-6f42ab7c1c962bfc425b6790fe41b2c14769e561.tar.gz
uhd-6f42ab7c1c962bfc425b6790fe41b2c14769e561.tar.bz2
uhd-6f42ab7c1c962bfc425b6790fe41b2c14769e561.zip
sim: Add ChdrIfaceBfm test
Diffstat (limited to 'fpga/usrp3/sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv')
-rw-r--r--fpga/usrp3/sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv53
1 files changed, 53 insertions, 0 deletions
diff --git a/fpga/usrp3/sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv b/fpga/usrp3/sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv
new file mode 100644
index 000000000..30d72050c
--- /dev/null
+++ b/fpga/usrp3/sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv
@@ -0,0 +1,53 @@
+//
+// Copyright 2020 Ettus Research, A National Instruments Company
+//
+// SPDX-License-Identifier: LGPL-3.0-or-later
+//
+// Module: ChdrIfaceBfm_all_tb
+//
+// Description:
+//
+// This is the top-level testbench that instantiates multiple instances of
+// the ChdrIfaceBfm_tb testbench to test different parameters.
+//
+
+module ChdrIfaceBfm_all_tb();
+
+ `include "test_exec.svh"
+
+ //---------------------------------------------------------------------------
+ // Test Definitions
+ //---------------------------------------------------------------------------
+
+ typedef struct {
+ int CHDR_W;
+ int ITEM_W;
+ } test_config_t;
+
+ localparam NUM_TESTS = 8;
+
+ localparam test_config_t tests[NUM_TESTS] = '{
+ '{ CHDR_W: 64, ITEM_W: 8 },
+ '{ CHDR_W: 64, ITEM_W: 16 },
+ '{ CHDR_W: 64, ITEM_W: 32 },
+ '{ CHDR_W: 64, ITEM_W: 64 },
+ '{ CHDR_W: 128, ITEM_W: 8 },
+ '{ CHDR_W: 128, ITEM_W: 16 },
+ '{ CHDR_W: 128, ITEM_W: 32 },
+ '{ CHDR_W: 128, ITEM_W: 64 }
+ };
+
+
+ //---------------------------------------------------------------------------
+ // DUT Instances
+ //---------------------------------------------------------------------------
+
+ genvar i;
+ for (i = 0; i < NUM_TESTS; i++) begin : gen_test_config
+ ChdrIfaceBfm_tb #(
+ .CHDR_W (tests[i].CHDR_W),
+ .ITEM_W (tests[i].ITEM_W)
+ ) ChdrIfaceBfm_tb_i ();
+ end : gen_test_config
+
+endmodule : ChdrIfaceBfm_all_tb