diff options
| author | Wade Fife <wade.fife@ettus.com> | 2020-02-21 16:45:34 -0600 |
|---|---|---|
| committer | Wade Fife <wade.fife@ettus.com> | 2020-03-09 13:43:05 -0500 |
| commit | aebcaea5eb4e28c5c2a1c78b5e8dd42e5d1247b6 (patch) | |
| tree | 47da005fc4da215f05513b4655cfbfff3e0d777e /fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc | |
| parent | fc895feacb8dde3b02c9a4eccb4b4f4a654f2881 (diff) | |
| download | uhd-aebcaea5eb4e28c5c2a1c78b5e8dd42e5d1247b6.tar.gz uhd-aebcaea5eb4e28c5c2a1c78b5e8dd42e5d1247b6.tar.bz2 uhd-aebcaea5eb4e28c5c2a1c78b5e8dd42e5d1247b6.zip | |
sim: Add item support to RFNoC simulation
This adds variants of the send and recv methods in RfnocBlockCtrlBfm
and ChdrIfaceBfm that input/output items instead of CHDR words.
Diffstat (limited to 'fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc')
| -rw-r--r-- | fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/rfnoc_block_ddc_tb.sv | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/rfnoc_block_ddc_tb.sv b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/rfnoc_block_ddc_tb.sv index e6f2c4d6b..fbb017fb5 100644 --- a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/rfnoc_block_ddc_tb.sv +++ b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/rfnoc_block_ddc_tb.sv @@ -70,7 +70,7 @@ module rfnoc_block_ddc_tb(); AxiStreamIf #(CHDR_W) s_chdr [NUM_PORTS] (rfnoc_chdr_clk, 1'b0); // Bus functional model for a software block controller - RfnocBlockCtrlBfm #(.CHDR_W(CHDR_W)) blk_ctrl = + RfnocBlockCtrlBfm #(CHDR_W, SAMP_W) blk_ctrl = new(backend, m_ctrl, s_ctrl); // Connect block controller to BFMs |