diff options
| author | michael-west <michael.west@ettus.com> | 2014-03-25 15:59:03 -0700 |
|---|---|---|
| committer | michael-west <michael.west@ettus.com> | 2014-03-25 15:59:03 -0700 |
| commit | 04292f9b109479b639add31f83fd240a6387f488 (patch) | |
| tree | 4b8723a4ae63626029704f901ee0083bb23bc1e9 /fpga/usrp3/lib/io_port2/LvFpga_Chinch_Interface.vh | |
| parent | 09915aa57bc88099cbcbbe925946ae65bc0ad8f0 (diff) | |
| parent | ff8a1252f3a51369abe0a165d963b781089ec66c (diff) | |
| download | uhd-04292f9b109479b639add31f83fd240a6387f488.tar.gz uhd-04292f9b109479b639add31f83fd240a6387f488.tar.bz2 uhd-04292f9b109479b639add31f83fd240a6387f488.zip | |
Merge branch 'master' into mwest/b200_docs
Diffstat (limited to 'fpga/usrp3/lib/io_port2/LvFpga_Chinch_Interface.vh')
| -rw-r--r-- | fpga/usrp3/lib/io_port2/LvFpga_Chinch_Interface.vh | 35 |
1 files changed, 35 insertions, 0 deletions
diff --git a/fpga/usrp3/lib/io_port2/LvFpga_Chinch_Interface.vh b/fpga/usrp3/lib/io_port2/LvFpga_Chinch_Interface.vh new file mode 100644 index 000000000..8a6f6e48c --- /dev/null +++ b/fpga/usrp3/lib/io_port2/LvFpga_Chinch_Interface.vh @@ -0,0 +1,35 @@ +/*
+-------------------------------------------------------------------------------
+--
+-- File: LvFpga_Chinch_Interface.vh
+-- Author: Ashish Chaudhari
+-- Original Project: EttusUsrpB250Top
+-- Date: 1 Oct 2013
+--
+-------------------------------------------------------------------------------
+-- (c) 2013 Copyright National Instruments Corporation
+-- All Rights Reserved
+-- National Instruments Internal Information
+-------------------------------------------------------------------------------
+*/
+
+//Physical link width for the IoPort2 interface to the STC3
+`define LVFPGA_IFACE_LINK_WIDTH 16
+
+//DMA Related Constants
+`define LVFPGA_IFACE_DMA_CHAN_WIDTH 64 //DMA data bus width
+`define LVFPGA_IFACE_DMA_SIZE_WIDTH 11 //DMA FIFO fullness count width
+`define LVFPGA_IFACE_NUM_RX_DMA_CNT 6 //Number of RX DMA channels
+`define LVFPGA_IFACE_NUM_TX_DMA_CNT 6 //Number of TX DMA channels
+`define LVFPGA_IFACE_RX_DMA_INDEX 0 //Index for the first RX DMA channel
+`define LVFPGA_IFACE_TX_DMA_INDEX 6 //Index for the first TX DMA channel
+
+//User register port constants
+`define LVFPGA_IFACE_UREG_ADDR_WIDTH 20 //Address width
+`define LVFPGA_IFACE_UREG_DATA_WIDTH 32 //Payload width
+`define LVFPGA_IFACE_UREG_SIZE_WIDTH 2 //Transaction size width
+
+//Chinch register port constants
+`define LVFPGA_IFACE_CREG_ADDR_WIDTH 32 //Address width
+`define LVFPGA_IFACE_CREG_DATA_WIDTH 64 //Payload width
+`define LVFPGA_IFACE_CREG_SIZE_WIDTH 2 //Transaction size width
\ No newline at end of file |