aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2
diff options
context:
space:
mode:
authorWade Fife <wade.fife@ettus.com>2021-06-03 12:58:37 -0500
committerWade Fife <wade.fife@ettus.com>2021-06-17 08:16:59 -0500
commit648c70ae758ab1d15c7ec6cbe57672e8c27640cd (patch)
tree11e1d5d11f24fa41ff29ecf5bd5332ad3ba9d755 /fpga/usrp2
parent244608187f824903ea2c8b003be1918d7dc21d5e (diff)
downloaduhd-648c70ae758ab1d15c7ec6cbe57672e8c27640cd.tar.gz
uhd-648c70ae758ab1d15c7ec6cbe57672e8c27640cd.tar.bz2
uhd-648c70ae758ab1d15c7ec6cbe57672e8c27640cd.zip
fpga: tools: Support new FPGA types in viv_simulator.mak
This updates the existing PART_NAME generation used in simulation makefiles to work with newer part families by calling viv_gen_part_id.py to generate the part name needed by Vivado.
Diffstat (limited to 'fpga/usrp2')
0 files changed, 0 insertions, 0 deletions