aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/top
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2012-04-09 16:37:46 -0700
committerJosh Blum <josh@joshknows.com>2012-04-09 16:37:46 -0700
commit1e143bddd2a246ca6ffae6fb54aa416b35293078 (patch)
tree6257015af38732f6ecc0837e33b817ea8ff4c5f4 /fpga/usrp2/top
parent00c241844a62c22cac538316d507c524acc1c393 (diff)
parentf136b06211dc0fe572d77219b6ce579963d435fe (diff)
downloaduhd-1e143bddd2a246ca6ffae6fb54aa416b35293078.tar.gz
uhd-1e143bddd2a246ca6ffae6fb54aa416b35293078.tar.bz2
uhd-1e143bddd2a246ca6ffae6fb54aa416b35293078.zip
Merge branch 'fpga_maint' into maint
Diffstat (limited to 'fpga/usrp2/top')
-rw-r--r--fpga/usrp2/top/B100/u1plus_core.v2
-rw-r--r--fpga/usrp2/top/E1x0/u1e_core.v2
-rw-r--r--fpga/usrp2/top/N2x0/u2plus_core.v4
-rw-r--r--fpga/usrp2/top/USRP2/u2_core.v2
4 files changed, 5 insertions, 5 deletions
diff --git a/fpga/usrp2/top/B100/u1plus_core.v b/fpga/usrp2/top/B100/u1plus_core.v
index 09b7e11f1..c1d6767d1 100644
--- a/fpga/usrp2/top/B100/u1plus_core.v
+++ b/fpga/usrp2/top/B100/u1plus_core.v
@@ -413,7 +413,7 @@ module u1plus_core
// Readback mux 32 -- Slave #7
//compatibility number -> increment when the fpga has been sufficiently altered
- localparam compat_num = {16'd9, 16'd2}; //major, minor
+ localparam compat_num = {16'd9, 16'd3}; //major, minor
wire [31:0] reg_test32;
diff --git a/fpga/usrp2/top/E1x0/u1e_core.v b/fpga/usrp2/top/E1x0/u1e_core.v
index ee27af939..a98e1de34 100644
--- a/fpga/usrp2/top/E1x0/u1e_core.v
+++ b/fpga/usrp2/top/E1x0/u1e_core.v
@@ -454,7 +454,7 @@ module u1e_core
// Readback mux 32 -- Slave #7
//compatibility number -> increment when the fpga has been sufficiently altered
- localparam compat_num = {16'd9, 16'd0}; //major, minor
+ localparam compat_num = {16'd9, 16'd1}; //major, minor
wire [31:0] reg_test32;
diff --git a/fpga/usrp2/top/N2x0/u2plus_core.v b/fpga/usrp2/top/N2x0/u2plus_core.v
index 369f01183..abc32406e 100644
--- a/fpga/usrp2/top/N2x0/u2plus_core.v
+++ b/fpga/usrp2/top/N2x0/u2plus_core.v
@@ -436,8 +436,8 @@ module u2plus_core
// Buffer Pool Status -- Slave #5
//compatibility number -> increment when the fpga has been sufficiently altered
- localparam compat_num = {16'd9, 16'd0}; //major, minor
- wire [31:0] churn = status; //tweak churn until timing meets!
+ localparam compat_num = {16'd9, 16'd1}; //major, minor
+ wire [31:0] churn = 0; //tweak churn until timing meets!
wb_readback_mux buff_pool_status
(.wb_clk_i(wb_clk), .wb_rst_i(wb_rst), .wb_stb_i(s5_stb),
diff --git a/fpga/usrp2/top/USRP2/u2_core.v b/fpga/usrp2/top/USRP2/u2_core.v
index 6bf60fe58..93064254f 100644
--- a/fpga/usrp2/top/USRP2/u2_core.v
+++ b/fpga/usrp2/top/USRP2/u2_core.v
@@ -442,7 +442,7 @@ module u2_core
// Buffer Pool Status -- Slave #5
//compatibility number -> increment when the fpga has been sufficiently altered
- localparam compat_num = {16'd9, 16'd0}; //major, minor
+ localparam compat_num = {16'd9, 16'd1}; //major, minor
wire [31:0] churn = 0; //tweak churn until timing meets!
wb_readback_mux buff_pool_status