aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/opencores/i2c/sim
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2010-06-19 01:31:40 +0000
committerJosh Blum <josh@joshknows.com>2010-06-19 01:31:40 +0000
commita9319441d688620e18d5621cc59b98769e670468 (patch)
tree834918c47d69808ca163746788c7a1e0a14462aa /fpga/usrp2/opencores/i2c/sim
parent2f9b6d5530df140a5a03120adc98a5ad32a69cc4 (diff)
parent1c1d967ec73906d50ee6e7257a4153db4ab9c507 (diff)
downloaduhd-a9319441d688620e18d5621cc59b98769e670468.tar.gz
uhd-a9319441d688620e18d5621cc59b98769e670468.tar.bz2
uhd-a9319441d688620e18d5621cc59b98769e670468.zip
Merge branch 'master' of ettus.sourcerepo.com:ettus/uhdpriv into usrp_e
Diffstat (limited to 'fpga/usrp2/opencores/i2c/sim')
-rw-r--r--fpga/usrp2/opencores/i2c/sim/CVS/Entries1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/CVS/Repository1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/CVS/Root1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/CVS/Template0
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Entries1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Repository1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Root1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Template0
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Entries6
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Repository1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Root1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Template0
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Entries1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Repository1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Root1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Template0
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Entries1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Repository1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Root1
-rw-r--r--fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Template0
20 files changed, 0 insertions, 20 deletions
diff --git a/fpga/usrp2/opencores/i2c/sim/CVS/Entries b/fpga/usrp2/opencores/i2c/sim/CVS/Entries
deleted file mode 100644
index d08a896a5..000000000
--- a/fpga/usrp2/opencores/i2c/sim/CVS/Entries
+++ /dev/null
@@ -1 +0,0 @@
-D/i2c_verilog////
diff --git a/fpga/usrp2/opencores/i2c/sim/CVS/Repository b/fpga/usrp2/opencores/i2c/sim/CVS/Repository
deleted file mode 100644
index 500d85906..000000000
--- a/fpga/usrp2/opencores/i2c/sim/CVS/Repository
+++ /dev/null
@@ -1 +0,0 @@
-i2c/sim
diff --git a/fpga/usrp2/opencores/i2c/sim/CVS/Root b/fpga/usrp2/opencores/i2c/sim/CVS/Root
deleted file mode 100644
index 44b2aa23b..000000000
--- a/fpga/usrp2/opencores/i2c/sim/CVS/Root
+++ /dev/null
@@ -1 +0,0 @@
-:pserver:anonymous@cvs.opencores.org:/cvsroot/anonymous
diff --git a/fpga/usrp2/opencores/i2c/sim/CVS/Template b/fpga/usrp2/opencores/i2c/sim/CVS/Template
deleted file mode 100644
index e69de29bb..000000000
--- a/fpga/usrp2/opencores/i2c/sim/CVS/Template
+++ /dev/null
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Entries b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Entries
deleted file mode 100644
index 8ab9f73a7..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Entries
+++ /dev/null
@@ -1 +0,0 @@
-D/run////
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Repository b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Repository
deleted file mode 100644
index b97ee33c8..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Repository
+++ /dev/null
@@ -1 +0,0 @@
-i2c/sim/i2c_verilog
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Root b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Root
deleted file mode 100644
index 44b2aa23b..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Root
+++ /dev/null
@@ -1 +0,0 @@
-:pserver:anonymous@cvs.opencores.org:/cvsroot/anonymous
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Template b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Template
deleted file mode 100644
index e69de29bb..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/CVS/Template
+++ /dev/null
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Entries b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Entries
deleted file mode 100644
index ddea0baae..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Entries
+++ /dev/null
@@ -1,6 +0,0 @@
-/bench.vcd/1.1/Sat Jun 15 07:37:05 2002//
-/ncverilog.key/1.1/Sat Jun 15 07:37:11 2002//
-/ncverilog.log/1.1/Sat Jun 15 07:37:11 2002//
-/run/1.2/Fri Apr 6 09:02:38 2007//
-D/INCA_libs////
-D/waves////
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Repository b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Repository
deleted file mode 100644
index bdd990e7c..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Repository
+++ /dev/null
@@ -1 +0,0 @@
-i2c/sim/i2c_verilog/run
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Root b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Root
deleted file mode 100644
index 44b2aa23b..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Root
+++ /dev/null
@@ -1 +0,0 @@
-:pserver:anonymous@cvs.opencores.org:/cvsroot/anonymous
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Template b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Template
deleted file mode 100644
index e69de29bb..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/CVS/Template
+++ /dev/null
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Entries b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Entries
deleted file mode 100644
index 178481050..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Entries
+++ /dev/null
@@ -1 +0,0 @@
-D
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Repository b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Repository
deleted file mode 100644
index 6b760e397..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Repository
+++ /dev/null
@@ -1 +0,0 @@
-i2c/sim/i2c_verilog/run/INCA_libs
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Root b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Root
deleted file mode 100644
index 44b2aa23b..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Root
+++ /dev/null
@@ -1 +0,0 @@
-:pserver:anonymous@cvs.opencores.org:/cvsroot/anonymous
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Template b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Template
deleted file mode 100644
index e69de29bb..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/INCA_libs/CVS/Template
+++ /dev/null
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Entries b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Entries
deleted file mode 100644
index 178481050..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Entries
+++ /dev/null
@@ -1 +0,0 @@
-D
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Repository b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Repository
deleted file mode 100644
index 94d106eb0..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Repository
+++ /dev/null
@@ -1 +0,0 @@
-i2c/sim/i2c_verilog/run/waves
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Root b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Root
deleted file mode 100644
index 44b2aa23b..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Root
+++ /dev/null
@@ -1 +0,0 @@
-:pserver:anonymous@cvs.opencores.org:/cvsroot/anonymous
diff --git a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Template b/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Template
deleted file mode 100644
index e69de29bb..000000000
--- a/fpga/usrp2/opencores/i2c/sim/i2c_verilog/run/waves/CVS/Template
+++ /dev/null