aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/models
diff options
context:
space:
mode:
authorAshish Chaudhari <ashish@ettus.com>2014-09-24 18:45:31 -0700
committerAshish Chaudhari <ashish@ettus.com>2014-09-24 18:45:31 -0700
commit64d71dcbc5fa6790385b288de25224d386b047b0 (patch)
tree05d1048d44f5347f39b4036163a758e0a75d1ea3 /fpga/usrp2/models
parentecdd34c08b79117c4f739b336daeb4b9d2bc8df3 (diff)
downloaduhd-64d71dcbc5fa6790385b288de25224d386b047b0.tar.gz
uhd-64d71dcbc5fa6790385b288de25224d386b047b0.tar.bz2
uhd-64d71dcbc5fa6790385b288de25224d386b047b0.zip
fpga: Multiple X300 FPGA bugfixes and enhancements
- Fixed 10GigE firmware communication issues and sequence errors for TX - Multiple changes to help ease timing closure - Cleaned up build scripts - Switched to Xilinx ISE 14.7 as the default build tool for X300
Diffstat (limited to 'fpga/usrp2/models')
0 files changed, 0 insertions, 0 deletions