Removed copy of FPGA source files.

1 files changed, 0 insertions, 59 deletions

diff --git a/fpga/usrp2/control_lib/ram_2port.v b/fpga/usrp2/control_lib/ram_2port.v
deleted file mode 100644
index 86d7e4703..000000000
--- a/fpga/usrp2/control_lib/ram_2port.v
+++ /dev/null
@@ -1,59 +0,0 @@
-//
-// Copyright 2011 Ettus Research LLC
-//
-// This program is free software: you can redistribute it and/or modify
-// it under the terms of the GNU General Public License as published by
-// the Free Software Foundation, either version 3 of the License, or
-// (at your option) any later version.
-//
-// This program is distributed in the hope that it will be useful,
-// but WITHOUT ANY WARRANTY; without even the implied warranty of
-// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
-// GNU General Public License for more details.
-//
-// You should have received a copy of the GNU General Public License
-// along with this program.  If not, see <http://www.gnu.org/licenses/>.
-//
-
-
-
-module ram_2port
-  #(parameter DWIDTH=32,
-    parameter AWIDTH=9)
-    (input clka,
-     input ena,
-     input wea,
-     input [AWIDTH-1:0] addra,
-     input [DWIDTH-1:0] dia,
-     output reg [DWIDTH-1:0] doa,
-     
-     input clkb,
-     input enb,
-     input web,
-     input [AWIDTH-1:0] addrb,
-     input [DWIDTH-1:0] dib,
-     output reg [DWIDTH-1:0] dob);
-   
-   reg [DWIDTH-1:0] ram [(1<<AWIDTH)-1:0];
-   integer 	    i;
-   initial
-     for(i=0;i<(1<<AWIDTH);i=i+1)
-       ram[i] <= {DWIDTH{1'b0}};
-   
-   always @(posedge clka) begin
-      if (ena)
-        begin
-           if (wea)
-             ram[addra] <= dia;
-           doa <= ram[addra];
-        end
-   end
-   always @(posedge clkb) begin
-      if (enb)
-        begin
-           if (web)
-             ram[addrb] <= dib;
-           dob <= ram[addrb];
-        end
-   end
-endmodule // ram_2port