diff options
| author | Josh Blum <josh@joshknows.com> | 2010-04-15 11:24:24 -0700 | 
|---|---|---|
| committer | Josh Blum <josh@joshknows.com> | 2010-04-15 11:24:24 -0700 | 
| commit | 05d77f772317de5d925301aa11bb9a880656dd05 (patch) | |
| tree | 0910bfb9265fab1644a3d3a1706719f1b038d193 /fpga/usrp1/toplevel/sizetest/sizetest.quartus | |
| parent | 16818dc98e97b69a028c47e66ebfb16e32565533 (diff) | |
| download | uhd-05d77f772317de5d925301aa11bb9a880656dd05.tar.gz uhd-05d77f772317de5d925301aa11bb9a880656dd05.tar.bz2 uhd-05d77f772317de5d925301aa11bb9a880656dd05.zip | |
moved usrp1 and usrp2 fpga dirs into fpga subdirectory
Diffstat (limited to 'fpga/usrp1/toplevel/sizetest/sizetest.quartus')
| -rw-r--r-- | fpga/usrp1/toplevel/sizetest/sizetest.quartus | 19 | 
1 files changed, 19 insertions, 0 deletions
| diff --git a/fpga/usrp1/toplevel/sizetest/sizetest.quartus b/fpga/usrp1/toplevel/sizetest/sizetest.quartus new file mode 100644 index 000000000..d1eaf227a --- /dev/null +++ b/fpga/usrp1/toplevel/sizetest/sizetest.quartus @@ -0,0 +1,19 @@ +COMPILER_SETTINGS_LIST +{ +	COMPILER_SETTINGS = sizetest; +} +SIMULATOR_SETTINGS_LIST +{ +	SIMULATOR_SETTINGS = sizetest; +} +SOFTWARE_SETTINGS_LIST +{ +	SOFTWARE_SETTINGS = Debug; +	SOFTWARE_SETTINGS = Release; +} +FILES +{ +	VERILOG_FILE = ..\..\sdr_lib\cordic_stage.v; +	VERILOG_FILE = ..\..\sdr_lib\cordic.v; +	VERILOG_FILE = sizetest.v; +} | 
