aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp1/sdr_lib/setting_reg.v
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2010-04-15 11:24:41 -0700
committerJosh Blum <josh@joshknows.com>2010-04-15 11:24:41 -0700
commit3a196c5d614fbec9b1010b3082245614ba5e0dc9 (patch)
tree784f075298f5d86c9e7429ce0ff977deaf4315c8 /fpga/usrp1/sdr_lib/setting_reg.v
parentcbf7a0916f0455743d8446a8edc0f0775e3e63ed (diff)
parent05d77f772317de5d925301aa11bb9a880656dd05 (diff)
downloaduhd-3a196c5d614fbec9b1010b3082245614ba5e0dc9.tar.gz
uhd-3a196c5d614fbec9b1010b3082245614ba5e0dc9.tar.bz2
uhd-3a196c5d614fbec9b1010b3082245614ba5e0dc9.zip
Merge branch 'udp'
Diffstat (limited to 'fpga/usrp1/sdr_lib/setting_reg.v')
-rw-r--r--fpga/usrp1/sdr_lib/setting_reg.v23
1 files changed, 23 insertions, 0 deletions
diff --git a/fpga/usrp1/sdr_lib/setting_reg.v b/fpga/usrp1/sdr_lib/setting_reg.v
new file mode 100644
index 000000000..3d31a9efb
--- /dev/null
+++ b/fpga/usrp1/sdr_lib/setting_reg.v
@@ -0,0 +1,23 @@
+
+
+module setting_reg
+ ( input clock, input reset, input strobe, input wire [6:0] addr,
+ input wire [31:0] in, output reg [31:0] out, output reg changed);
+ parameter my_addr = 0;
+
+ always @(posedge clock)
+ if(reset)
+ begin
+ out <= #1 32'd0;
+ changed <= #1 1'b0;
+ end
+ else
+ if(strobe & (my_addr==addr))
+ begin
+ out <= #1 in;
+ changed <= #1 1'b1;
+ end
+ else
+ changed <= #1 1'b0;
+
+endmodule // setting_reg