aboutsummaryrefslogtreecommitdiffstats
path: root/firmware/fx2/src/common/check_udelay.c
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2010-08-31 16:57:35 -0700
committerJosh Blum <josh@joshknows.com>2010-08-31 16:57:35 -0700
commit4829a9be550bf5479f9f5df66905d22e50de3a25 (patch)
tree53a5277d8355c72b00a0d3d589d4544b3893741d /firmware/fx2/src/common/check_udelay.c
parentd5ffc2d767d4086aa3f4d88e88034c355d4e9a3b (diff)
parent0616872e35ac6429c19c2495bf4e378551bdd60e (diff)
downloaduhd-4829a9be550bf5479f9f5df66905d22e50de3a25.tar.gz
uhd-4829a9be550bf5479f9f5df66905d22e50de3a25.tar.bz2
uhd-4829a9be550bf5479f9f5df66905d22e50de3a25.zip
Merge branch 'usrp1' into next
Diffstat (limited to 'firmware/fx2/src/common/check_udelay.c')
-rw-r--r--firmware/fx2/src/common/check_udelay.c37
1 files changed, 37 insertions, 0 deletions
diff --git a/firmware/fx2/src/common/check_udelay.c b/firmware/fx2/src/common/check_udelay.c
new file mode 100644
index 000000000..46885a067
--- /dev/null
+++ b/firmware/fx2/src/common/check_udelay.c
@@ -0,0 +1,37 @@
+/*
+ * USRP - Universal Software Radio Peripheral
+ *
+ * Copyright (C) 2003 Free Software Foundation, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 3 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin Street, Boston, MA 02110-1301 USA
+ */
+
+#include "usrp_common.h"
+#include "delay.h"
+
+void
+main (void)
+{
+ init_usrp ();
+
+ // CPUCS = 0; // 12 MHz
+ // CPUCS = bmCLKSPD0; // 24 MHz
+ CPUCS = bmCLKSPD1; // 48 MHz
+
+ while (1){
+ USRP_LED_REG ^= bmLED0;
+ udelay (250);
+ }
+}