Merge branch 'new_eth' of http://gnuradio.org/git/matt into master

* 'new_eth' of http://gnuradio.org/git/matt: (42 commits)
  Fix warnings, mostly from implicitly defined wires or unspecified widths
  fullchip sim now compiles again, after moving eth and models over to new simple_gemac
  remove unused opencores
  remove debugging code
  no idea where this came from, it shouldn't be here
  Copied wb_1master back from quad radio
  Remove old mac.  Good riddance.
  remove unused port
  More xilinx fifos, more clean up of our fifos
  might as well use a cascade fifo to help timing and give a little more capacity
  fix a typo which caused tx glitches
  Untested fixes for getting serdes onto the new fifo system.  Compiles, at least
  Implement Eth flow control using pause frames
  parameterized fifo sizes, some reformatting
  remove unused old style fifo
  allow control of whether or not to honor flow control, adds some debug lines
  debug the rx side
  no longer used, replaced by newfifo version
  remove special last_line adjustment from ethernet port
  Firmware now inserts mac source address value in each frame.
  ...

1 files changed, 0 insertions, 36 deletions

diff --git a/eth/rtl/verilog/flow_ctrl_tx.v b/eth/rtl/verilog/flow_ctrl_tx.v
deleted file mode 100644
index 9f7556de4..000000000
--- a/eth/rtl/verilog/flow_ctrl_tx.v
+++ /dev/null
@@ -1,36 +0,0 @@
-

-// TX side of flow control -- when other side sends PAUSE, we wait

-

-module flow_ctrl_tx

-  (input        rst,

-   input        tx_clk,

-   //host processor

-   input        tx_pause_en,

-   // From MAC_rx_ctrl

-   input [15:0] pause_quanta,

-   input        pause_quanta_val,

-   // MAC_tx_ctrl

-   output       pause_apply,

-   input        pause_quanta_sub);

-     

-   // ******************************************************************************        

-   // Inhibit our TX from transmitting because they sent us a PAUSE frame

-   // ******************************************************************************

-

-   reg [15:0] 	pause_quanta_counter;

-   reg 		pqval_d1, pqval_d2;		

-

-   always @(posedge tx_clk) pqval_d1 <= pause_quanta_val;

-   always @(posedge tx_clk) pqval_d2 <= pqval_d1;

-

-   always @ (posedge tx_clk or posedge rst)

-     if (rst)

-       pause_quanta_counter <= 0;

-     else if (pqval_d1 & ~pqval_d2)

-       pause_quanta_counter <= pause_quanta; 

-     else if((pause_quanta_counter!=0) & pause_quanta_sub)

-       pause_quanta_counter <= pause_quanta_counter - 1;

-

-   assign	pause_apply = tx_pause_en & (pause_quanta_counter != 0);

-   

-endmodule // flow_ctrl