aboutsummaryrefslogtreecommitdiffstats
path: root/CHANGELOG
diff options
context:
space:
mode:
authorAshish Chaudhari <ashish@ettus.com>2014-08-20 09:06:32 -0700
committerAshish Chaudhari <ashish@ettus.com>2014-08-20 09:06:32 -0700
commit72eae0503393966dfb2b961835ad1f9c5e5265e7 (patch)
tree60db7af4b572f280f3017b8ba3a5f39657c58816 /CHANGELOG
parent505c1d84fa7c53c0c640fab73b88c164671c7b91 (diff)
parentd31ffb2ef869b05fc4aeafd6bf588e62dca7ee82 (diff)
downloaduhd-72eae0503393966dfb2b961835ad1f9c5e5265e7.tar.gz
uhd-72eae0503393966dfb2b961835ad1f9c5e5265e7.tar.bz2
uhd-72eae0503393966dfb2b961835ad1f9c5e5265e7.zip
Merge branch 'master' into ashish/cat_refactor_phase2
Diffstat (limited to 'CHANGELOG')
-rw-r--r--CHANGELOG3
1 files changed, 3 insertions, 0 deletions
diff --git a/CHANGELOG b/CHANGELOG
index 6a7856e9a..75067b3b2 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -2,6 +2,9 @@ Change Log for Releases
==============================
## 003.007.002
+* Fixed X300 phase alignment issues
+* Fixed CMake 2.6 incompatibility issues
+* EEPROM burner improvements
* Properly flushing PCIe chain on device to prevent stale data.
* Adjusted bus clock rate in FPGA to improve timing.
* Fixed issue where FPGA would fail to load FPGA image over PCIe.