aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorHumberto Jimenez <humberto.jimenez@ni.com>2021-06-24 12:56:41 -0500
committerAaron Rossetto <aaron.rossetto@ni.com>2021-06-24 13:52:25 -0500
commitd5c2750e3e7c7ef018b42f758df8e105e29db9bb (patch)
tree278b2b5ad4c4556d0eb2af2723eb53817a1e73a7
parent19f55a9d4a61d6852daf4a5f827e231ffe8e51bb (diff)
downloaduhd-d5c2750e3e7c7ef018b42f758df8e105e29db9bb.tar.gz
uhd-d5c2750e3e7c7ef018b42f758df8e105e29db9bb.tar.bz2
uhd-d5c2750e3e7c7ef018b42f758df8e105e29db9bb.zip
mpm: update x410 fpga minor compat number
-rw-r--r--mpm/python/usrp_mpm/periph_manager/x4xx.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/mpm/python/usrp_mpm/periph_manager/x4xx.py b/mpm/python/usrp_mpm/periph_manager/x4xx.py
index d46c9098e..995be6c6c 100644
--- a/mpm/python/usrp_mpm/periph_manager/x4xx.py
+++ b/mpm/python/usrp_mpm/periph_manager/x4xx.py
@@ -45,7 +45,7 @@ X400_DEFAULT_MASTER_CLOCK_RATE = 122.88e6
X400_DEFAULT_TIME_SOURCE = X4xxClockMgr.TIME_SOURCE_INTERNAL
X400_DEFAULT_CLOCK_SOURCE = X4xxClockMgr.CLOCK_SOURCE_INTERNAL
X400_DEFAULT_ENABLE_PPS_EXPORT = True
-X400_FPGA_COMPAT = (7, 2)
+X400_FPGA_COMPAT = (7, 3)
X400_DEFAULT_TRIG_DIRECTION = ClockingAuxBrdControl.DIRECTION_OUTPUT
X400_MONITOR_THREAD_INTERVAL = 1.0 # seconds
QSFPModuleConfig = namedtuple("QSFPModuleConfig", "modprs modsel devsymbol")