aboutsummaryrefslogtreecommitdiffstats
path: root/sw/demo1/.gdbinit
blob: 08b63989f3527ae2aaab3d898877167381fecb7e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
target remote :3333

monitor arm semihosting enable

# # send captured ITM to the file itm.fifo
# # (the microcontroller SWO pin must be connected to the programmer SWO pin)
# # 8000000 must match the core clock frequency
# monitor tpiu config internal itm.fifo uart off 8000000

# # OR: make the microcontroller SWO pin output compatible with UART (8N1)
# # 2000000 is the frequency of the SWO pin
# monitor tpiu config external uart off 8000000 2000000

# # enable ITM port 0
# monitor itm port 0 on

#load
#step