aboutsummaryrefslogtreecommitdiffstats
path: root/kicad
Commit message (Expand)AuthorAgeFilesLines
* Use 6 crystals for IF filterMatthias P. Braendli2020-06-302-5853/+6040
* Check mic pinout and add ferrite beadsMatthias P. Braendli2020-06-302-7337/+7533
* Add uFL for VHF LOMatthias P. Braendli2020-06-284-6736/+6666
* Add RESETn to PROG headerMatthias P. Braendli2020-06-043-7459/+7733
* Put LCD on I2C2, use global nets for powerMatthias P. Braendli2020-05-196-8615/+8790
* Case edge alignment for connectors, add unused uC pins to headerMatthias P. Braendli2020-04-194-10447/+10837
* Replace atmega by stm32f103Matthias P. Braendli2020-04-072-9489/+10845
* Add frontpanel drawingMatthias P. Braendli2020-03-292-5053/+5166
* Add plan B for CWMatthias P. Braendli2020-03-291-10/+30
* Some control.sch changesMatthias P. Braendli2020-03-292-5410/+5601
* Replace relay switchingMatthias P. Braendli2020-03-187-7174/+6695
* Parts replacements, external volume potentiometerMatthias P. Braendli2020-03-177-8893/+9143
* Replace DC switching by a relayMatthias P. Braendli2020-03-146-10379/+10815
* Change board outline for 1455N1201 enclosureMatthias P. Braendli2020-03-112-8993/+7740
* Replace mic amp, reroute, improve silkscreenMatthias P. Braendli2020-03-105-9146/+9880
* Change ext seq transistor, add viasMatthias P. Braendli2020-03-084-5686/+6047
* Set all text to 0.8mmMatthias P. Braendli2020-03-081-1094/+1094
* Do more place and routeMatthias P. Braendli2020-03-081-5405/+5635
* Place clock gen and audio amp differentlyMatthias P. Braendli2020-03-074-9192/+9592
* Do more place and routeMatthias P. Braendli2020-03-066-5377/+11079
* Continue placementMatthias P. Braendli2020-03-028-1161/+20430
* Update some footprintsMatthias P. Braendli2020-02-277-417/+606
* Replace DIP ATMega with a TQFPMatthias P. Braendli2020-02-266-911/+1115
* Fix wrong footprints and think about enclosureMatthias P. Braendli2020-02-228-73/+294
* Check component orderingMatthias P. Braendli2020-02-216-538/+1057
* Filter and control changesMatthias P. Braendli2020-02-216-1601/+4515
* More schematic workMatthias P. Braendli2020-02-198-407/+2050
* Add doc and santerre schematicMatthias P. Braendli2020-01-268-0/+3326
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-22 10:28:31 +0000