| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Calculate diplexer values | Matthias P. Braendli | 2023-01-29 | 1 | -5/+99 |
| * | Add rx gain stage | Matthias P. Braendli | 2023-01-24 | 1 | -4/+4 |
| * | Add connectors for FE, PA and Control | Matthias P. Braendli | 2023-01-23 | 1 | -2/+2 |
| * | Update TODOs | Matthias P. Braendli | 2023-01-23 | 1 | -8/+0 |
| * | Add PA_70 | Matthias P. Braendli | 2023-01-22 | 1 | -2/+6 |
| * | Add 70MHz frontend | Matthias P. Braendli | 2023-01-21 | 1 | -2/+6 |
| * | More schematic work on DART-70 | Matthias P. Braendli | 2023-01-15 | 1 | -6/+2 |
| * | Add hybrid cascode | Matthias P. Braendli | 2023-01-11 | 1 | -1/+1 |
| * | Add initial files for DART-70 | Matthias P. Braendli | 2023-01-08 | 1 | -0/+346 |
 |
index : picardy | |
| 2m SSB transceiver |
| aboutsummaryrefslogtreecommitdiffstats |