aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Clarify README detailmanufacture_eval_20200409Matthias P. Braendli2020-04-091-0/+1
* Add eval pcb for clock and stm32Matthias P. Braendli2020-04-095-0/+9020
* Replace atmega by stm32f103Matthias P. Braendli2020-04-074-9507/+10859
* Add frontpanel drawingMatthias P. Braendli2020-03-294-5053/+6575
* Add plan B for CWMatthias P. Braendli2020-03-292-13/+31
* Some control.sch changesMatthias P. Braendli2020-03-292-5410/+5601
* Replace relay switchingMatthias P. Braendli2020-03-188-7177/+6696
* README: develop assembly and test planMatthias P. Braendli2020-03-171-4/+69
* Parts replacements, external volume potentiometerMatthias P. Braendli2020-03-177-8893/+9143
* Replace DC switching by a relayMatthias P. Braendli2020-03-146-10379/+10815
* Change board outline for 1455N1201 enclosureMatthias P. Braendli2020-03-112-8993/+7740
* Replace mic amp, reroute, improve silkscreenMatthias P. Braendli2020-03-105-9146/+9880
* Change ext seq transistor, add viasMatthias P. Braendli2020-03-084-5686/+6047
* Set all text to 0.8mmMatthias P. Braendli2020-03-081-1094/+1094
* Do more place and routeMatthias P. Braendli2020-03-081-5405/+5635
* Place clock gen and audio amp differentlyMatthias P. Braendli2020-03-074-9192/+9592
* Do more place and routeMatthias P. Braendli2020-03-066-5377/+11079
* Continue placementMatthias P. Braendli2020-03-028-1161/+20430
* Update some footprintsMatthias P. Braendli2020-02-277-417/+606
* Replace DIP ATMega with a TQFPMatthias P. Braendli2020-02-266-911/+1115
* Review READMEMatthias P. Braendli2020-02-221-4/+6
* Fix wrong footprints and think about enclosureMatthias P. Braendli2020-02-228-73/+294
* Add QUCS filter simulationsMatthias P. Braendli2020-02-224-0/+186
* Check component orderingMatthias P. Braendli2020-02-216-538/+1057
* Filter and control changesMatthias P. Braendli2020-02-216-1601/+4515
* More schematic workMatthias P. Braendli2020-02-198-407/+2050
* Add doc and santerre schematicMatthias P. Braendli2020-01-2633-0/+4096
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-11 08:54:05 +0000