1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
|
module vita_tx_deframer
#(parameter BASE=0,
parameter MAXCHAN=1)
(input clk, input reset, input clear,
input set_stb, input [7:0] set_addr, input [31:0] set_data,
// To FIFO interface of Buffer Pool
input [35:0] data_i,
input src_rdy_i,
output dst_rdy_o,
output [4+64+(32*MAXCHAN)-1:0] sample_fifo_o,
output sample_fifo_src_rdy_o,
input sample_fifo_dst_rdy_i,
// FIFO Levels
output [15:0] fifo_occupied,
output fifo_full,
output fifo_empty
);
reg [3:0] vita_state;
wire has_streamid, has_classid, has_secs, has_tics, has_trailer;
assign has_streamid = (data_i[31:28]==4'b001);
assign has_classid = data_i[27];
assign has_secs = ~(data[23:22]==2'b00);
assign has_tics = ~(data[21:20]==2'b00);
assign has_trailer = data[26];
reg has_streamid_reg, has_classid_reg, has_secs_reg, has_tics_reg, has_trailer_reg;
// Output FIFO for packetized data
localparam VITA_HEADER = 0;
localparam VITA_STREAMID = 1;
localparam VITA_CLASSID = 2;
localparam VITA_CLASSID2 = 3;
localparam VITA_SECS = 4;
localparam VITA_TICS = 5;
localparam VITA_TICS2 = 6;
localparam VITA_PAYLOAD = 7;
localparam VITA_TRAILER = 8;
localparam VITA_ERR_HEADER = 9; // All ERR at 4'b1000 or'ed with base
localparam VITA_ERR_STREAMID = 10;
localparam VITA_ERR_SECS = 11;
localparam VITA_ERR_TICS = 12;
localparam VITA_ERR_TICS2 = 13;
localparam VITA_ERR_PAYLOAD = 14;
localparam VITA_ERR_TRAILER = 15;
always @(posedge clk)
if(reset | clear)
begin
vita_state <= VITA_HEADER;
{has_streamid_reg, has_classid_reg, has_secs_reg, has_tics_reg, has_trailer_reg}
<= 0;
else if(src_rdy_i & sample_fifo_dst_rdy_i)
case(vita_state)
VITA_HEADER :
begin
{has_streamid_reg, has_classid_reg, has_secs_reg, has_tics_reg, has_trailer_reg}
<= {has_streamid, has_classid, has_secs, has_tics, has_trailer};
if(has_streamid)
vita_state <= VITA_STREAMID;
else if(has_classid)
vita_state <= VITA_CLASSID;
else if(has_secs)
vita_state <= VITA_SECS;
else if(has_tics)
vita_state <= VITA_TICS;
else
vita_state <= VITA_PAYLOAD;
end // case: VITA_HEADER
VITA_STREAMID :
if(has_classid_reg)
vita_state <= VITA_CLASSID;
else if(has_secs_reg)
vita_state <= VITA_SECS;
else if(has_tics_reg)
vita_state <= VITA_TICS;
else
vita_state <= VITA_PAYLOAD;
VITA_CLASSID :
vita_state <= VITA_CLASSID2;
VITA_CLASSID2 :
if(has_secs_reg)
vita_state <= VITA_SECS;
else if(has_tics_reg)
vita_state <= VITA_TICS;
else
vita_state <= VITA_PAYLOAD;
VITA_SECS :
else if(has_tics_reg)
vita_state <= VITA_TICS;
else
vita_state <= VITA_PAYLOAD;
VITA_TICS :
vita_state <= VITA_TICS2;
VITA_TICS2 :
vita_state <= VITA_PAYLOAD;
VITA_PAYLOAD :
if(has_trailer_reg)
vita_state <= VITA_TRAILER;
else
vita_state <= VITA_HEADER;
VITA_TRAILER :
vita_state <= VITA_HEADER;
endcase // case (vita_state)
always @*
case(vita_state)
VITA_HEADER, VITA_ERR_HEADER : pkt_fifo_line <= {2'b01,vita_header[31:20],pkt_count,vita_pkt_len};
VITA_STREAMID, VITA_ERR_STREAMID : pkt_fifo_line <= {2'b00,vita_streamid};
VITA_SECS, VITA_ERR_SECS : pkt_fifo_line <= {2'b00,vita_time_fifo_o[63:32]};
VITA_TICS, VITA_ERR_TICS : pkt_fifo_line <= {2'b00,32'd0};
VITA_TICS2, VITA_ERR_TICS2 : pkt_fifo_line <= {2'b00,vita_time_fifo_o[31:0]};
VITA_PAYLOAD : pkt_fifo_line <= {2'b00,data_fifo_o};
VITA_ERR_PAYLOAD : pkt_fifo_line <= {2'b00,28'd0,flags_fifo_o};
VITA_TRAILER : pkt_fifo_line <= {2'b10,vita_trailer};
VITA_ERR_TRAILER : pkt_fifo_line <= {2'b11,vita_trailer};
default : pkt_fifo_line <= 34'h0_FFFF_FFFF;
endcase // case (vita_state)
localparam SAMP_WIDTH = 4+64+(32*MAXCHAN);
reg [3:0] sample_phase;
wire [3:0] numchan;
wire [3:0] flags_fifo_o = sample_fifo_i[SAMP_WIDTH-1:SAMP_WIDTH-4];
wire [63:0] vita_time_fifo_o = sample_fifo_i[SAMP_WIDTH-5:SAMP_WIDTH-68];
reg [31:0] data_fifo_o;
wire [127:0] XILINX_SUCKS = sample_fifo_i;
always @*
case(sample_phase)
4'd0 : data_fifo_o = XILINX_SUCKS[31:0];
4'd1 : data_fifo_o = XILINX_SUCKS[63:32];
4'd2 : data_fifo_o = XILINX_SUCKS[95:64];
4'd3 : data_fifo_o = XILINX_SUCKS[127:96];
default : data_fifo_o = 32'hDEADBEEF;
endcase // case (sample_phase)
wire clear_pkt_count, pkt_fifo_rdy, sample_fifo_in_rdy;
wire [31:0] vita_header, vita_streamid, vita_trailer;
wire [15:0] samples_per_packet;
reg [33:0] pkt_fifo_line;
reg [3:0] vita_state;
reg [15:0] sample_ctr;
reg [3:0] pkt_count;
wire [15:0] vita_pkt_len = samples_per_packet + 6;
//wire [3:0] flags = {signal_overrun,signal_brokenchain,signal_latecmd,signal_cmd_done};
wire clear_reg;
wire clear_int = clear | clear_reg;
setting_reg #(.my_addr(BASE+3)) sr_clear
(.clk(clk),.rst(reset),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(),.changed(clear_reg));
setting_reg #(.my_addr(BASE+4)) sr_header
(.clk(clk),.rst(reset),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(vita_header),.changed());
setting_reg #(.my_addr(BASE+5)) sr_streamid
(.clk(clk),.rst(reset),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(vita_streamid),.changed(clear_pkt_count));
setting_reg #(.my_addr(BASE+6)) sr_trailer
(.clk(clk),.rst(reset),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(vita_trailer),.changed());
setting_reg #(.my_addr(BASE+7)) sr_samples_per_pkt
(.clk(clk),.rst(reset),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(samples_per_packet),.changed());
setting_reg #(.my_addr(BASE+8), .at_reset(1)) sr_numchan
(.clk(clk),.rst(reset),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(numchan),.changed());
always @(posedge clk)
if(reset | clear_pkt_count)
pkt_count <= 0;
else if((vita_state == VITA_TRAILER) & pkt_fifo_rdy)
pkt_count <= pkt_count + 1;
always @(posedge clk)
if(reset)
begin
vita_state <= VITA_IDLE;
sample_ctr <= 0;
sample_phase <= 0;
end
else
if(vita_state==VITA_IDLE)
begin
sample_ctr <= 1;
sample_phase <= 0;
if(sample_fifo_src_rdy_i)
if(|flags_fifo_o[3:1])
vita_state <= VITA_ERR_HEADER;
else
vita_state <= VITA_HEADER;
end
else if(pkt_fifo_rdy)
case(vita_state)
VITA_PAYLOAD :
if(sample_fifo_src_rdy_i)
begin
if(sample_phase == (numchan-4'd1))
begin
sample_phase <= 0;
sample_ctr <= sample_ctr + 1;
if(sample_ctr == samples_per_packet)
vita_state <= VITA_TRAILER;
if(|flags_fifo_o) // end early if any flag is set
vita_state <= VITA_TRAILER;
end
else
sample_phase <= sample_phase + 1;
end
VITA_TRAILER, VITA_ERR_TRAILER :
vita_state <= VITA_IDLE;
default :
vita_state <= vita_state + 1;
endcase // case (vita_state)
reg req_write_pkt_fifo;
always @*
case(vita_state)
VITA_IDLE :
req_write_pkt_fifo <= 0;
VITA_HEADER, VITA_STREAMID, VITA_SECS, VITA_TICS, VITA_TICS2, VITA_TRAILER :
req_write_pkt_fifo <= 1;
VITA_PAYLOAD :
// Write if sample ready and no error flags
req_write_pkt_fifo <= (sample_fifo_src_rdy_i & ~|flags_fifo_o[3:1]);
VITA_ERR_HEADER, VITA_ERR_STREAMID, VITA_ERR_SECS, VITA_ERR_TICS, VITA_ERR_TICS2, VITA_ERR_PAYLOAD, VITA_ERR_TRAILER :
req_write_pkt_fifo <= 1;
default :
req_write_pkt_fifo <= 0;
endcase // case (vita_state)
//wire req_write_pkt_fifo = (vita_state != VITA_IDLE) & (sample_fifo_src_rdy_i | (vita_state != VITA_PAYLOAD));
// Short FIFO to buffer between us and the FIFOs outside
fifo_short #(.WIDTH(34)) rx_pkt_fifo
(.clk(clk), .reset(reset), .clear(clear_int),
.datain(pkt_fifo_line), .src_rdy_i(req_write_pkt_fifo), .dst_rdy_o(pkt_fifo_rdy),
.dataout(data_o[33:0]), .src_rdy_o(src_rdy_o), .dst_rdy_i(dst_rdy_i),
.space(),.occupied(fifo_occupied[4:0]) );
assign fifo_occupied[15:5] = 0;
assign data_o[35:34] = 2'b00; // Always write full lines
assign sample_fifo_dst_rdy_o = pkt_fifo_rdy &
( ((vita_state==VITA_PAYLOAD) &
(sample_phase == (numchan-4'd1)) &
~|flags_fifo_o[3:1]) |
(vita_state==VITA_ERR_TRAILER));
assign debug_rx = 0;
endmodule // rx_control
|
