1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
// Mux packets from multiple FIFO interfaces onto a single one.
// Can alternate or give priority to one port (port 0)
// In prio mode, port 1 will never get access if port 0 is always busy
module fifo19_mux
#(parameter prio = 0)
(input clk, input reset, input clear,
input [18:0] data0_i, input src0_rdy_i, output dst0_rdy_o,
input [18:0] data1_i, input src1_rdy_i, output dst1_rdy_o,
output [18:0] data_o, output src_rdy_o, input dst_rdy_i);
wire [18:0] data0_int, data1_int;
wire src0_rdy_int, dst0_rdy_int, src1_rdy_int, dst1_rdy_int;
fifo_short #(.WIDTH(19)) mux_fifo_in0
(.clk(clk), .reset(reset), .clear(clear),
.datain(data0_i), .src_rdy_i(src0_rdy_i), .dst_rdy_o(dst0_rdy_o),
.dataout(data0_int), .src_rdy_o(src0_rdy_int), .dst_rdy_i(dst0_rdy_int));
fifo_short #(.WIDTH(19)) mux_fifo_in1
(.clk(clk), .reset(reset), .clear(clear),
.datain(data1_i), .src_rdy_i(src1_rdy_i), .dst_rdy_o(dst1_rdy_o),
.dataout(data1_int), .src_rdy_o(src1_rdy_int), .dst_rdy_i(dst1_rdy_int));
localparam MUX_IDLE0 = 0;
localparam MUX_DATA0 = 1;
localparam MUX_IDLE1 = 2;
localparam MUX_DATA1 = 3;
reg [1:0] state;
wire eof0 = data0_int[17];
wire eof1 = data1_int[17];
wire [18:0] data_int;
wire src_rdy_int, dst_rdy_int;
always @(posedge clk)
if(reset | clear)
state <= MUX_IDLE0;
else
case(state)
MUX_IDLE0 :
if(src0_rdy_int)
state <= MUX_DATA0;
else if(src1_rdy_int)
state <= MUX_DATA1;
MUX_DATA0 :
if(src0_rdy_int & dst_rdy_int & eof0)
state <= prio ? MUX_IDLE0 : MUX_IDLE1;
MUX_IDLE1 :
if(src1_rdy_int)
state <= MUX_DATA1;
else if(src0_rdy_int)
state <= MUX_DATA0;
MUX_DATA1 :
if(src1_rdy_int & dst_rdy_int & eof1)
state <= MUX_IDLE0;
default :
state <= MUX_IDLE0;
endcase // case (state)
assign dst0_rdy_int = (state==MUX_DATA0) ? dst_rdy_int : 0;
assign dst1_rdy_int = (state==MUX_DATA1) ? dst_rdy_int : 0;
assign src_rdy_int = (state==MUX_DATA0) ? src0_rdy_int : (state==MUX_DATA1) ? src1_rdy_int : 0;
assign data_int = (state==MUX_DATA0) ? data0_int : data1_int;
fifo_short #(.WIDTH(19)) mux_fifo
(.clk(clk), .reset(reset), .clear(clear),
.datain(data_int), .src_rdy_i(src_rdy_int), .dst_rdy_o(dst_rdy_int),
.dataout(data_o), .src_rdy_o(src_rdy_o), .dst_rdy_i(dst_rdy_i));
endmodule // fifo19_mux
|
