1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
|
//////////////////////////////////////////////////////////////////////
//// ////
//// spiMaster.v ////
//// ////
//// This file is part of the spiMaster opencores effort.
//// <http://www.opencores.org/cores//> ////
//// ////
//// Module Description: ////
//// parameterized dual clock domain fifo.
//// fifo depth is restricted to 2^ADDR_WIDTH
//// No protection against over runs and under runs.
////
//// ////
//// To Do: ////
////
//// ////
//// Author(s): ////
//// - Steve Fielding, sfielding@base2designs.com ////
//// ////
//////////////////////////////////////////////////////////////////////
//// ////
//// Copyright (C) 2008 Steve Fielding and OPENCORES.ORG ////
//// ////
//// This source file may be used and distributed without ////
//// restriction provided that this copyright statement is not ////
//// removed from the file and that any derivative work contains ////
//// the original copyright notice and the associated disclaimer. ////
//// ////
//// This source file is free software; you can redistribute it ////
//// and/or modify it under the terms of the GNU Lesser General ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any ////
//// later version. ////
//// ////
//// This source is distributed in the hope that it will be ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
//// PURPOSE. See the GNU Lesser General Public License for more ////
//// details. ////
//// ////
//// You should have received a copy of the GNU Lesser General ////
//// Public License along with this source; if not, download it ////
//// from <http://www.opencores.org/lgpl.shtml> ////
//// ////
//////////////////////////////////////////////////////////////////////
//
`include "timescale.v"
`include "spiMaster_defines.v"
module spiMaster(
clk_i,
rst_i,
address_i,
data_i,
data_o,
strobe_i,
we_i,
ack_o,
// SPI logic clock
spiSysClk,
//SPI bus
spiClkOut,
spiDataIn,
spiDataOut,
spiCS_n
);
//Wishbone bus
input clk_i;
input rst_i;
input [7:0] address_i;
input [7:0] data_i;
output [7:0] data_o;
input strobe_i;
input we_i;
output ack_o;
// SPI logic clock
input spiSysClk;
//SPI bus
output spiClkOut;
input spiDataIn;
output spiDataOut;
output spiCS_n;
// local wires and regs
wire spiSysClk;
wire [7:0] spiClkDelayFromInitSD;
wire rstSyncToSpiClk;
wire [7:0] rxDataFromRWSPIWireData;
wire rxDataRdySetFromRWSPIWireData;
wire txDataFullFromSpiTxRxData;
wire txDataFullClrFromRWSPIWireData;
wire [7:0] txDataToRWSPIWireData;
wire rxDataRdyClrFromRWSDBlock;
wire rxDataRdyClrFromSendCmd;
wire [7:0] rxDataFromSpiTxRxData;
wire rxDataRdy;
wire [7:0] txDataFromRWSDBlock;
wire txDataWenFromRWSDBlock;
wire [7:0] txDataFromSendCmd;
wire txDataWenFromSendCmd;
wire [7:0] txDataFromInitSD;
wire txDataWenFromInitSD;
wire [7:0] dataFromCtrlStsReg;
wire [7:0] dataFromTxFifo;
wire [7:0] dataFromRxFifo;
wire [1:0] spiTransType;
wire [7:0] spiDirectAccessTxData;
wire [1:0] readWriteSDBlockReq;
wire [1:0] SDWriteError;
wire [1:0] SDReadError;
wire [1:0] SDInitError;
wire [7:0] cmdByteFromInitSD;
wire [7:0] dataByte1FromInitSD;
wire [7:0] dataByte2FromInitSD;
wire [7:0] dataByte3FromInitSD;
wire [7:0] dataByte4FromInitSD;
wire [7:0] checkSumByteFromInitSD;
wire [7:0] sendCmdRespByte;
wire [7:0] cmdByteFromRWSDBlock;
wire [7:0] dataByte1FromRWSDBlock;
wire [7:0] dataByte2FromRWSDBlock;
wire [7:0] dataByte3FromRWSDBlock;
wire [7:0] dataByte4FromRWSDBlock;
wire [7:0] checkSumByteFromRWSDBlock;
wire [7:0] txFifoDataOut;
wire [7:0] rxFifoDataIn;
wire [31:0] SDAddr;
wire [7:0] spiClkDelayFromCtrlStsReg;
wire spiCS_nFromInitSD;
wire spiCS_nFromRWSDBlock;
wire spiCS_nFromSpiCtrl;
assign spiCS_n = spiCS_nFromInitSD & spiCS_nFromRWSDBlock & spiCS_nFromSpiCtrl;
// -----------------------------------
// Instance of Module: wishBoneBI
// -----------------------------------
wishBoneBI u_wishBoneBI(
.ack_o( ack_o ),
.address( address_i ),
.clk( clk_i ),
.ctrlStsRegSel( ctrlStsRegSel ),
.dataFromCtrlStsReg( dataFromCtrlStsReg ),
.dataFromRxFifo( dataFromRxFifo ),
.dataFromTxFifo( dataFromTxFifo ),
.dataIn( data_i ),
.dataOut( data_o ),
.rst( rst_i ),
.rxFifoSel( rxFifoSel ),
.strobe_i( strobe_i ),
.txFifoSel( txFifoSel ),
.writeEn( we_i )
);
// -----------------------------------
// Instance of Module: ctrlStsRegBI
// -----------------------------------
ctrlStsRegBI u_ctrlStsRegBI(
.busClk( clk_i ),
.spiSysClk( spiSysClk ),
.rstSyncToBusClkOut( rstSyncToBusClk ),
.rstSyncToSpiClkOut( rstSyncToSpiClk ),
.rstFromWire( rst_i ),
.address( address_i ),
.strobe_i( strobe_i ),
.dataIn( data_i ),
.dataOut( dataFromCtrlStsReg ),
.ctrlStsRegSel( ctrlStsRegSel ),
.spiTransType( spiTransType ),
.spiTransCtrl( spiTransCtrl ),
.spiTransStatus( spiTransSts ),
.spiDirectAccessTxData(spiDirectAccessTxData),
.spiDirectAccessRxData(rxDataFromSpiTxRxData),
.writeEn( we_i ),
.SDWriteError( SDWriteError ),
.SDReadError( SDReadError ),
.SDInitError( SDInitError ),
.SDAddr( SDAddr ),
.spiClkDelay( spiClkDelayFromCtrlStsReg)
);
// -----------------------------------
// Instance of Module: spiCtrl
// -----------------------------------
spiCtrl u_spiCtrl(
.clk( spiSysClk ),
.rst( rstSyncToSpiClk ),
.SDInitReq( SDInitReq ),
.SDInitRdy( SDInitRdy ),
.readWriteSDBlockReq( readWriteSDBlockReq ),
.readWriteSDBlockRdy( readWriteSDBlockRdy ),
.rxDataRdy( rxDataRdyFromSpiTxRxData),
.rxDataRdyClr( rxDataRdyClrFromSpiCtrl),
.spiTransType( spiTransType ),
.spiTransCtrl( spiTransCtrl ),
.spiTransSts( spiTransSts ),
.txDataWen( txDataWenFromSpiCtrl ),
.spiCS_n( spiCS_nFromSpiCtrl )
);
// -----------------------------------
// Instance of Module: initSD
// -----------------------------------
initSD u_initSD(
.clk( spiSysClk ),
.rst( rstSyncToSpiClk ),
.SDInitReq( SDInitReq ),
.SDInitRdy( SDInitRdy ),
.initError( SDInitError ),
.sendCmdReq( sendCmdReqFromInitSD ),
.sendCmdRdy( sendCmdRdy ),
.cmdByte( cmdByteFromInitSD ),
.dataByte1( dataByte1FromInitSD ),
.dataByte2( dataByte2FromInitSD ),
.dataByte3( dataByte3FromInitSD ),
.dataByte4( dataByte4FromInitSD ),
.checkSumByte( checkSumByteFromInitSD),
.respByte( sendCmdRespByte ),
.respTout( sendCmdRespTout ),
.spiCS_n( spiCS_nFromInitSD ),
.spiClkDelayOut( spiClkDelayFromInitSD ),
.spiClkDelayIn( spiClkDelayFromCtrlStsReg),
.txDataFull( txDataFullFromSpiTxRxData),
.txDataEmpty( txDataEmptyFromRWSPIWireData),
.txDataOut( txDataFromInitSD ),
.txDataWen( txDataWenFromInitSD ),
.rxDataRdy( rxDataRdyFromSpiTxRxData),
.rxDataRdyClr( rxDataRdyClrFromInitSD)
);
// -----------------------------------
// Instance of Module: readWriteSDBlock
// -----------------------------------
readWriteSDBlock u_readWriteSDBlock(
.clk( spiSysClk ),
.rst( rstSyncToSpiClk ),
.readWriteSDBlockReq( readWriteSDBlockReq ),
.readWriteSDBlockRdy( readWriteSDBlockRdy ),
.cmdByte( cmdByteFromRWSDBlock ),
.dataByte1( dataByte1FromRWSDBlock),
.dataByte2( dataByte2FromRWSDBlock),
.dataByte3( dataByte3FromRWSDBlock),
.dataByte4( dataByte4FromRWSDBlock),
.checkSumByte( checkSumByteFromRWSDBlock),
.readError( SDReadError ),
.respByte( sendCmdRespByte ),
.respTout( sendCmdRespTout ),
.rxDataIn( rxDataFromSpiTxRxData ),
.rxDataRdy( rxDataRdyFromSpiTxRxData),
.rxDataRdyClr( rxDataRdyClrFromRWSDBlock),
.sendCmdRdy( sendCmdRdy ),
.sendCmdReq( sendCmdReqFromRWSDBlock),
.spiCS_n( spiCS_nFromRWSDBlock ),
.txDataFull( txDataFullFromSpiTxRxData),
.txDataEmpty( txDataEmptyFromRWSPIWireData),
.txDataOut( txDataFromRWSDBlock ),
.txDataWen( txDataWenFromRWSDBlock),
.txFifoData( txFifoDataOut ),
.txFifoRen( txFifoRE ),
.rxFifoData( rxFifoDataIn ),
.rxFifoWen( rRxFifoWE ),
.writeError( SDWriteError ),
.blockAddr( SDAddr )
);
// -----------------------------------
// Instance of Module: sendCmd
// -----------------------------------
sendCmd u_sendCmd(
.clk( spiSysClk ),
.rst( rstSyncToSpiClk ),
.sendCmdReq1( sendCmdReqFromInitSD ),
.sendCmdReq2( sendCmdReqFromRWSDBlock),
.sendCmdRdy( sendCmdRdy ),
.cmdByte_1( cmdByteFromInitSD ),
.cmdByte_2( cmdByteFromRWSDBlock ),
.dataByte1_1( dataByte1FromInitSD ),
.dataByte1_2( dataByte1FromRWSDBlock),
.dataByte2_1( dataByte2FromInitSD ),
.dataByte2_2( dataByte2FromRWSDBlock),
.dataByte3_1( dataByte3FromInitSD ),
.dataByte3_2( dataByte3FromRWSDBlock),
.dataByte4_1( dataByte4FromInitSD ),
.dataByte4_2( dataByte4FromRWSDBlock),
.checkSumByte_1( checkSumByteFromInitSD),
.checkSumByte_2( checkSumByteFromRWSDBlock),
.respByte( sendCmdRespByte ),
.respTout( sendCmdRespTout ),
.rxDataIn( rxDataFromSpiTxRxData ),
.rxDataRdy( rxDataRdyFromSpiTxRxData),
.rxDataRdyClr( rxDataRdyClrFromSendCmd),
.txDataFull( txDataFullFromSpiTxRxData),
.txDataEmpty( txDataEmptyFromRWSPIWireData),
.txDataOut( txDataFromSendCmd ),
.txDataWen( txDataWenFromSendCmd )
);
// -----------------------------------
// Instance of Module: spiTxRxData
// -----------------------------------
spiTxRxData u_spiTxRxData(
.clk( spiSysClk ),
.rst( rstSyncToSpiClk ),
.rx1DataRdyClr( rxDataRdyClrFromRWSDBlock),
.rx2DataRdyClr( rxDataRdyClrFromSendCmd),
.rx3DataRdyClr( rxDataRdyClrFromInitSD),
.rx4DataRdyClr( rxDataRdyClrFromSpiCtrl),
.rxDataIn( rxDataFromRWSPIWireData),
.rxDataOut( rxDataFromSpiTxRxData ),
.rxDataRdy( rxDataRdyFromSpiTxRxData),
.rxDataRdySet( rxDataRdySetFromRWSPIWireData),
.tx1DataIn( txDataFromRWSDBlock ),
.tx1DataWEn( txDataWenFromRWSDBlock),
.tx2DataIn( txDataFromSendCmd ),
.tx2DataWEn( txDataWenFromSendCmd ),
.tx3DataIn( txDataFromInitSD ),
.tx3DataWEn( txDataWenFromInitSD ),
.tx4DataIn( spiDirectAccessTxData ),
.tx4DataWEn( txDataWenFromSpiCtrl ),
.txDataFull( txDataFullFromSpiTxRxData),
.txDataFullClr( txDataFullClrFromRWSPIWireData),
.txDataOut( txDataToRWSPIWireData )
);
// -----------------------------------
// Instance of Module: readWriteSPIWireData
// -----------------------------------
readWriteSPIWireData u_readWriteSPIWireData(
.clk( spiSysClk ),
.clkDelay( spiClkDelayFromInitSD ),
.rst( rstSyncToSpiClk ),
.rxDataOut( rxDataFromRWSPIWireData),
.rxDataRdySet( rxDataRdySetFromRWSPIWireData),
.spiClkOut( spiClkOut ),
.spiDataIn( spiDataIn ),
.spiDataOut( spiDataOut ),
.txDataFull( txDataFullFromSpiTxRxData),
.txDataFullClr( txDataFullClrFromRWSPIWireData),
.txDataIn( txDataToRWSPIWireData ),
.txDataEmpty( txDataEmptyFromRWSPIWireData)
);
TxFifo #(`TX_FIFO_DEPTH, `TX_FIFO_ADDR_WIDTH) u_txFifo (
.spiSysClk(spiSysClk),
.busClk(clk_i),
.rstSyncToBusClk(rstSyncToBusClk),
.rstSyncToSpiClk(rstSyncToSpiClk),
.fifoREn(txFifoRE),
.fifoEmpty(hostTxFifoEmpty),
.busAddress(address_i[2:0]),
.busWriteEn(we_i),
.busStrobe_i(strobe_i),
.busFifoSelect(txFifoSel),
.busDataIn(data_i),
.busDataOut(dataFromTxFifo),
.fifoDataOut(txFifoDataOut) );
RxFifo #(`RX_FIFO_DEPTH, `RX_FIFO_ADDR_WIDTH) u_rxFifo(
.spiSysClk(spiSysClk),
.busClk(clk_i),
.rstSyncToBusClk(rstSyncToBusClk),
.rstSyncToSpiClk(rstSyncToSpiClk),
.fifoWEn(rRxFifoWE),
.fifoFull(hostRxFifoFull),
.busAddress(address_i[2:0]),
.busWriteEn(we_i),
.busStrobe_i(strobe_i),
.busFifoSelect(rxFifoSel),
.busDataIn(data_i),
.busDataOut(dataFromRxFifo),
.fifoDataIn(rxFifoDataIn) );
endmodule
|
