1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
|
#!/usr/bin/env python3
#
# Copyright 2018 Ettus Research, a National Instruments Company
#
# SPDX-License-Identifier: GPL-3.0-or-later
#
"""
Container for the list of image package targets, and the information about them
"""
PACKAGE_MAPPING = {
"e310": {
"type": "e3xx",
"package_name": "e3xx_e310_fpga_default-g{}.zip",
"files": ["usrp_e310_fpga.bin",
"usrp_e310_fpga_sg3.bin",
"usrp_e3xx_fpga_idle.bin",
"usrp_e3xx_fpga_idle_sg3.bin",
"usrp_e310_fpga.bit",
"usrp_e310_fpga_sg3.bit",
"usrp_e3xx_fpga_idle.bit",
"usrp_e3xx_fpga_idle_sg3.bit",
"usrp_e310_fpga.rpt",
"usrp_e310_fpga_sg3.rpt",
"usrp_e3xx_fpga_idle.rpt",
"usrp_e3xx_fpga_idle_sg3.rpt"]
},
"x300": {
"type": "x3xx",
"package_name": "x3xx_x300_fpga_default-g{}.zip",
"files": ["usrp_x300_fpga_HG.bin",
"usrp_x300_fpga_HG.lvbitx",
"usrp_x300_fpga_XG.bin",
"usrp_x300_fpga_XG.lvbitx",
"usrp_x300_fpga_HG.bit",
"usrp_x300_fpga_HG.rpt",
"usrp_x300_fpga_XG.bit",
"usrp_x300_fpga_XG.rpt"]
},
"x310": {
"type": "x3xx",
"package_name": "x3xx_x310_fpga_default-g{}.zip",
"files": ["usrp_x310_fpga_HG.bin",
"usrp_x310_fpga_HG.lvbitx",
"usrp_x310_fpga_XG.bin",
"usrp_x310_fpga_XG.lvbitx",
"usrp_x310_fpga_HG.bit",
"usrp_x310_fpga_HG.rpt",
"usrp_x310_fpga_XG.bit",
"usrp_x310_fpga_XG.rpt"]
},
"n310": {
"type": "n3xx",
"package_name": "n3xx_n310_fpga_default-g{}.zip",
"files": ['usrp_n310_fpga_HG.bit',
'usrp_n310_fpga_HG.bit.md5',
'usrp_n310_fpga_HG.dts',
'usrp_n310_fpga_HG.dts.md5',
'usrp_n310_fpga_HG.rpt',
'usrp_n310_fpga_XG.bit',
'usrp_n310_fpga_XG.bit.md5',
'usrp_n310_fpga_XG.dts',
'usrp_n310_fpga_XG.dts.md5',
'usrp_n310_fpga_XG.rpt']
},
"n300": {
"type": "n3xx",
"package_name": "n3xx_n300_fpga_default-g{}.zip",
"files": ['usrp_n300_fpga_HG.bit',
'usrp_n300_fpga_HG.bit.md5',
'usrp_n300_fpga_HG.dts',
'usrp_n300_fpga_HG.dts.md5',
'usrp_n300_fpga_HG.rpt',
'usrp_n300_fpga_XG.bit',
'usrp_n300_fpga_XG.bit.md5',
'usrp_n300_fpga_XG.dts',
'usrp_n300_fpga_XG.dts.md5',
'usrp_n300_fpga_XG.rpt']
},
"n310_aa": {
"type": "n3xx",
"package_name": "n3xx_n310_fpga_aurora-g{}.zip",
"files": ['usrp_n310_fpga_AA.bit',
'usrp_n310_fpga_AA.bit.md5',
'usrp_n310_fpga_AA.dts',
'usrp_n310_fpga_AA.dts.md5',
'usrp_n310_fpga_AA.rpt',
'usrp_n310_fpga_HA.bit',
'usrp_n310_fpga_HA.bit.md5',
'usrp_n310_fpga_HA.dts',
'usrp_n310_fpga_HA.dts.md5',
'usrp_n310_fpga_HA.rpt',
'usrp_n310_fpga_XA.bit',
'usrp_n310_fpga_XA.bit.md5',
'usrp_n310_fpga_XA.dts',
'usrp_n310_fpga_XA.dts.md5',
'usrp_n310_fpga_XA.rpt']
},
"n310_cpld": {
"type": "n3xx",
"package_name": "n3xx_n310_cpld_default-g{}.zip",
"files": ['usrp_n310_mg_cpld.svf']
},
'n200': {
'type': 'usrp2',
'package_name': 'usrp2_n200_fpga_default-g{}.zip',
'files': ["usrp_n200_r2_fpga.bin",
"usrp_n200_r3_fpga.bin",
"usrp_n200_r4_fpga.bin",
"bit/usrp_n200_r3_fpga.bit",
"bit/usrp_n200_r4_fpga.bit"],
},
'n210': {
'type': 'usrp2',
'package_name': 'usrp2_n210_fpga_default-g{}.zip',
'files': ["usrp_n210_r2_fpga.bin",
"usrp_n210_r3_fpga.bin",
"usrp_n210_r4_fpga.bin",
"bit/usrp_n210_r3_fpga.bit",
"bit/usrp_n210_r4_fpga.bit"],
},
'n200_fw': {
'type': 'usrp2',
'package_name': 'usrp2_n200_fw_default-g{}.zip',
'files': ["usrp_n200_fw.bin"],
},
'n210_fw': {
'type': 'usrp2',
'package_name': 'usrp2_n210_fw_default-g{}.zip',
'files': ["usrp_n210_fw.bin"],
},
'usrp2': {
'type': 'usrp2',
'package_name': 'usrp2_usrp2_fpga_default-g{}.zip',
'files': ["usrp2_fpga.bin"],
},
'usrp2_fw': {
'type': 'usrp2',
'package_name': 'usrp2_usrp2_fw_default-g{}.zip',
'files': ["usrp2_fw.bin"],
},
'b200': {
'type': 'b2xx',
'package_name': 'b2xx_b200_fpga_default-g{}.zip',
'files': ["usrp_b200_fpga.bin"],
},
'b200mini': {
'type': 'b2xx',
'package_name': 'b2xx_b200mini_fpga_default-g{}.zip',
'files': ["usrp_b200mini_fpga.bin"],
},
'b205mini': {
'type': 'b2xx',
'package_name': 'b2xx_b205mini_fpga_default-g{}.zip',
'files': ["usrp_b205mini_fpga.bin"],
},
'b210': {
'type': 'b2xx',
'package_name': 'b2xx_b210_fpga_default-g{}.zip',
'files': ["usrp_b210_fpga.bin"],
},
'b2xx_fw': {
'type': 'b2xx',
'package_name': 'b2xx_common_fw_default-g{}.zip',
'files': ["usrp_b200_fw.hex"],
},
'n230': {
'type': 'n230',
'package_name': 'n230_n230_fpga_default-g{}.zip',
'files': ["usrp_n230_fpga.bin",
"usrp_n230_fpga.bit",
"usrp_n230_fpga.rpt"],
},
'b100': {
'type': 'usrp1',
'package_name': 'usrp1_b100_fpga_default-g{}.zip',
'files': ["usrp_b100_fpga_2rx.bin",
"usrp_b100_fpga.bin"],
},
'b100_fw': {
'type': 'usrp1',
'package_name': 'usrp1_b100_fw_default-g{}.zip',
'files': ["usrp_b100_fw.ihx"],
},
'usrp1': {
'type': 'usrp1',
'package_name': 'usrp1_usrp1_fpga_default-g{}.zip',
'files': ["usrp1_fpga_4rx.rbf",
"usrp1_fpga.rbf",
"usrp1_fw.ihx"],
},
'octoclock': {
'type': 'octoclock',
'package_name': 'octoclock_octoclock_fw_default-g{}.zip',
'files': ["octoclock_bootloader.hex",
"octoclock_r4_fw.hex"],
},
'winusb_drv': {
'type': 'usb',
'package_name': 'usb_common_windrv_default-g{}.zip',
'files': ["winusb_driver/",
"winusb_driver/erllc_uhd_b205mini.inf",
"winusb_driver/erllc_uhd_b100.inf",
"winusb_driver/erllc_uhd_b200_reinit.inf",
"winusb_driver/erllc_uhd_b200mini.inf",
"winusb_driver/erllc_uhd_b200.inf",
"winusb_driver/amd64/",
"winusb_driver/amd64/WdfCoInstaller01009.dll",
"winusb_driver/amd64/winusbcoinstaller2.dll",
"winusb_driver/x86/",
"winusb_driver/x86/WdfCoInstaller01009.dll",
"winusb_driver/x86/winusbcoinstaller2.dll",
"winusb_driver/erllc_uhd_usrp1.inf",
"winusb_driver/erllc_uhd_makecat.cdf",
"winusb_driver/erllc_uhd.cat"],
},
}
|
