1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
|
//
// Copyright 2019 Ettus Research, a National Instruments Brand
//
// SPDX-License-Identifier: GPL-3.0-or-later
//
#include "rfnoc_mock_reg_iface.hpp"
#include "rfnoc_graph_mock_nodes.hpp"
#include <uhd/rfnoc/actions.hpp>
#include <uhd/rfnoc/ddc_block_control.hpp>
#include <uhd/rfnoc/defaults.hpp>
#include <uhd/rfnoc/null_block_control.hpp>
#include <uhdlib/rfnoc/clock_iface.hpp>
#include <uhdlib/rfnoc/node_accessor.hpp>
#include <uhdlib/rfnoc/graph.hpp>
#include <uhdlib/utils/narrow.hpp>
#include <boost/test/unit_test.hpp>
#include <iostream>
using namespace uhd::rfnoc;
namespace {
noc_block_base::make_args_ptr make_make_args(noc_id_t noc_id,
const std::string& block_id,
const size_t n_inputs,
const size_t n_outputs,
const std::string& tb_clock_name = CLOCK_KEY_GRAPH,
const std::string& cp_clock_name = "MOCK_CLOCK")
{
auto make_args = std::make_unique<noc_block_base::make_args_t>();
make_args->noc_id = noc_id;
make_args->num_input_ports = n_inputs;
make_args->num_output_ports = n_outputs;
make_args->reg_iface = std::make_shared<mock_reg_iface_t>();
make_args->block_id = block_id;
make_args->ctrlport_clk_iface = std::make_shared<clock_iface>(cp_clock_name);
make_args->tb_clk_iface = std::make_shared<clock_iface>(tb_clock_name);
make_args->tree = uhd::property_tree::make();
return make_args;
}
} // namespace
#define MOCK_REGISTER(BLOCK_NAME) \
uhd::rfnoc::noc_block_base::sptr BLOCK_NAME##_make( \
uhd::rfnoc::noc_block_base::make_args_ptr make_args);
MOCK_REGISTER(null_block_control)
MOCK_REGISTER(ddc_block_control)
BOOST_AUTO_TEST_CASE(test_null_block)
{
node_accessor_t node_accessor{};
constexpr size_t num_chans = 2;
constexpr uint32_t nipc = 2;
constexpr uint32_t item_width = 32;
constexpr noc_id_t mock_id = 0x7E570000;
auto make_args = make_make_args(mock_id, "0/NullSrcSink#0", num_chans, num_chans);
auto reg_iface = std::dynamic_pointer_cast<mock_reg_iface_t>(make_args->reg_iface);
auto set_mem = [&](const uint32_t addr, const uint32_t data) {
reg_iface->read_memory[addr] = data;
};
auto get_mem = [&](const uint32_t addr) { return reg_iface->write_memory[addr]; };
auto copy_mem = [&](const uint32_t addr) { set_mem(addr, get_mem(addr)); };
set_mem(null_block_control::REG_CTRL_STATUS, (nipc << 24) | (item_width << 16));
auto test_null = std::dynamic_pointer_cast<null_block_control>(
null_block_control_make(std::move(make_args)));
using uhd::stream_cmd_t;
node_accessor.init_props(test_null.get());
uhd::stream_cmd_t stream_cmd(uhd::stream_cmd_t::STREAM_MODE_STOP_CONTINUOUS);
test_null->issue_stream_cmd(stream_cmd);
stream_cmd.stream_mode = stream_cmd_t::STREAM_MODE_NUM_SAMPS_AND_DONE;
BOOST_REQUIRE_THROW(test_null->issue_stream_cmd(stream_cmd), uhd::runtime_error);
constexpr uint64_t snk_count = 1000000000;
constexpr uint64_t snk_count_pkts = 5;
constexpr uint64_t src_count = 2323232323;
constexpr uint64_t loop_count = 4242424242;
set_mem(null_block_control::REG_SNK_LINE_CNT_LO,
uhd::narrow_cast<uint32_t>(snk_count & 0xFFFFFFFF));
set_mem(null_block_control::REG_SNK_LINE_CNT_HI,
uhd::narrow_cast<uint32_t>((snk_count >> 32) & 0xFFFFFFFF));
set_mem(null_block_control::REG_SNK_PKT_CNT_LO,
uhd::narrow_cast<uint32_t>(snk_count_pkts & 0xFFFFFFFF));
set_mem(null_block_control::REG_SNK_PKT_CNT_HI,
uhd::narrow_cast<uint32_t>((snk_count_pkts >> 32) & 0xFFFFFFFF));
set_mem(null_block_control::REG_SRC_LINE_CNT_LO,
uhd::narrow_cast<uint32_t>(src_count & 0xFFFFFFFF));
set_mem(null_block_control::REG_SRC_LINE_CNT_HI,
uhd::narrow_cast<uint32_t>((src_count >> 32) & 0xFFFFFFFF));
set_mem(null_block_control::REG_LOOP_LINE_CNT_LO,
uhd::narrow_cast<uint32_t>(loop_count & 0xFFFFFFFF));
set_mem(null_block_control::REG_LOOP_LINE_CNT_HI,
uhd::narrow_cast<uint32_t>((loop_count >> 32) & 0xFFFFFFFF));
BOOST_CHECK_EQUAL(
test_null->get_count(null_block_control::SINK, null_block_control::LINES),
snk_count);
BOOST_CHECK_EQUAL(
test_null->get_count(null_block_control::SINK, null_block_control::PACKETS),
snk_count_pkts);
BOOST_CHECK_EQUAL(
test_null->get_count(null_block_control::SOURCE, null_block_control::LINES),
src_count);
BOOST_CHECK_EQUAL(
test_null->get_count(null_block_control::LOOP, null_block_control::LINES),
loop_count);
constexpr uint32_t lpp = 3;
constexpr uint32_t bpp = nipc * item_width / 8 * lpp;
test_null->set_bytes_per_packet(bpp);
copy_mem(null_block_control::REG_SRC_LINES_PER_PKT);
copy_mem(null_block_control::REG_SRC_BYTES_PER_PKT);
BOOST_CHECK_EQUAL(test_null->get_lines_per_packet(), lpp);
BOOST_CHECK_EQUAL(test_null->get_bytes_per_packet(), bpp);
auto sca = stream_cmd_action_info::make(stream_cmd_t::STREAM_MODE_START_CONTINUOUS);
node_accessor.send_action(test_null.get(), {res_source_info::OUTPUT_EDGE, 0}, sca);
BOOST_CHECK_EQUAL(get_mem(null_block_control::REG_CTRL_STATUS) & 0x2, 0x2);
BOOST_REQUIRE_THROW(
node_accessor.send_action(test_null.get(), {res_source_info::OUTPUT_EDGE, 1}, sca),
uhd::runtime_error);
BOOST_REQUIRE_THROW(
node_accessor.send_action(test_null.get(), {res_source_info::INPUT_EDGE, 0}, sca),
uhd::runtime_error);
stream_cmd.stream_mode = stream_cmd_t::STREAM_MODE_START_CONTINUOUS;
test_null->issue_stream_cmd(stream_cmd);
BOOST_CHECK_EQUAL(get_mem(null_block_control::REG_CTRL_STATUS) & 0x2, 0x2);
node_accessor.shutdown(test_null.get());
BOOST_CHECK_EQUAL(get_mem(null_block_control::REG_CTRL_STATUS) & 0x2, 0x0);
test_null->issue_stream_cmd(stream_cmd);
UHD_LOG_INFO("TEST", "Expected error message here ^^^");
// The last issue_stream_cmd should do nothing b/c we called shutdown
BOOST_CHECK_EQUAL(get_mem(null_block_control::REG_CTRL_STATUS) & 0x2, 0x0);
}
BOOST_AUTO_TEST_CASE(test_ddc_block)
{
node_accessor_t node_accessor{};
constexpr uint32_t num_hb = 2;
constexpr uint32_t max_cic = 128;
constexpr size_t num_chans = 4;
constexpr noc_id_t mock_noc_id = 0x7E57DDC0;
constexpr int TEST_DECIM = 20;
auto ddc_make_args = make_make_args(mock_noc_id, "0/DDC#0", num_chans, num_chans);
ddc_make_args->args = uhd::device_addr_t("foo=bar");
auto ddc_reg_iface = std::dynamic_pointer_cast<mock_reg_iface_t>(ddc_make_args->reg_iface);
ddc_reg_iface->read_memory[ddc_block_control::RB_COMPAT_NUM] =
(ddc_block_control::MAJOR_COMPAT << 16) | ddc_block_control::MINOR_COMPAT;
ddc_reg_iface->read_memory[ddc_block_control::RB_NUM_HB] = num_hb;
ddc_reg_iface->read_memory[ddc_block_control::RB_CIC_MAX_DECIM] = max_cic;
auto test_ddc = ddc_block_control_make(std::move(ddc_make_args));
BOOST_CHECK_EQUAL(test_ddc->get_block_args().get("foo"), "bar");
node_accessor.init_props(test_ddc.get());
UHD_LOG_DEBUG("TEST", "Init done.");
test_ddc->set_property<int>("decim", TEST_DECIM, 0);
BOOST_REQUIRE(ddc_reg_iface->write_memory.count(ddc_block_control::SR_DECIM_ADDR));
BOOST_CHECK_EQUAL(
ddc_reg_iface->write_memory.at(ddc_block_control::SR_DECIM_ADDR), 2 << 8 | 5);
// Now plop it in a graph
detail::graph_t graph{};
detail::graph_t::graph_edge_t edge_info;
edge_info.src_port = 0;
edge_info.dst_port = 0;
edge_info.property_propagation_active = true;
edge_info.edge = detail::graph_t::graph_edge_t::DYNAMIC;
mock_terminator_t mock_source_term(1);
mock_terminator_t mock_sink_term(1);
UHD_LOG_INFO("TEST", "Priming mock source node props");
mock_source_term.set_edge_property<std::string>(
"type", "sc16", {res_source_info::OUTPUT_EDGE, 0});
mock_source_term.set_edge_property<double>(
"scaling", 1.0, {res_source_info::OUTPUT_EDGE, 0});
mock_source_term.set_edge_property<double>(
"samp_rate", 1.0, {res_source_info::OUTPUT_EDGE, 0});
UHD_LOG_INFO("TEST", "Creating graph");
graph.connect(&mock_source_term, test_ddc.get(), edge_info);
graph.connect(test_ddc.get(), &mock_sink_term, edge_info);
graph.commit();
// We need to set the decimation again, because the rates will screw it
// change it w.r.t. to the previous setting
test_ddc->set_property<int>("decim", TEST_DECIM, 0);
BOOST_CHECK_EQUAL(test_ddc->get_property<int>("decim", 0), TEST_DECIM);
BOOST_CHECK(mock_source_term.get_edge_property<double>(
"samp_rate", {res_source_info::OUTPUT_EDGE, 0})
== mock_sink_term.get_edge_property<double>(
"samp_rate", {res_source_info::INPUT_EDGE, 0})
* TEST_DECIM);
BOOST_CHECK(mock_sink_term.get_edge_property<double>(
"scaling", {res_source_info::INPUT_EDGE, 0})
!= 1.0);
UHD_LOG_INFO("TEST", "Setting freq to 1/8 of input rate");
constexpr double TEST_FREQ = 1.0/8;
test_ddc->set_property<double>("freq", TEST_FREQ, 0);
const uint32_t freq_word_1 =
ddc_reg_iface->write_memory.at(ddc_block_control::SR_FREQ_ADDR);
BOOST_REQUIRE(freq_word_1 != 0);
UHD_LOG_INFO("TEST", "Doubling input rate (to 2.0)");
// Now this should change the freq word, but not the absolute frequency
mock_source_term.set_edge_property<double>(
"samp_rate", 2.0, {res_source_info::OUTPUT_EDGE, 0});
const double freq_word_2 =
ddc_reg_iface->write_memory.at(ddc_block_control::SR_FREQ_ADDR);
// The frequency word is the phase increment, which will halve. We skirt
// around fixpoint/floating point accuracy issues by using CLOSE.
BOOST_CHECK_CLOSE(double(freq_word_1) / double(freq_word_2), 2.0, 1e-6);
}
|
