1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
|
//
// Copyright 2010 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
#include "usrp1_impl.hpp"
#include "usrp_commands.h"
#include "fpga_regs_standard.h"
#include "fpga_regs_common.h"
#include "usrp_i2c_addr.h"
#include <uhd/usrp/misc_utils.hpp>
#include <uhd/usrp/mboard_props.hpp>
#include <uhd/usrp/dboard_props.hpp>
#include <uhd/usrp/subdev_props.hpp>
#include <uhd/utils/warning.hpp>
#include <uhd/utils/assert.hpp>
#include <uhd/utils/images.hpp>
#include <boost/assign/list_of.hpp>
#include <boost/foreach.hpp>
#include <boost/bind.hpp>
#include <boost/thread/thread.hpp>
#include <iostream>
using namespace uhd;
using namespace uhd::usrp;
/***********************************************************************
* Calculate the RX mux value:
* The I and Q mux values are intentionally reversed to flip I and Q
* to account for the reversal in the type conversion routines.
**********************************************************************/
static int calc_rx_mux_pair(int adc_for_i, int adc_for_q){
return (adc_for_i << 2) | (adc_for_q << 0); //shift reversal here
}
/*!
* 3 2 1 0
* 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
* +-----------------------+-------+-------+-------+-------+-+-----+
* | must be zero | Q3| I3| Q2| I2| Q1| I1| Q0| I0|Z| NCH |
* +-----------------------+-------+-------+-------+-------+-+-----+
*/
static boost::uint32_t calc_rx_mux(
const subdev_spec_t &subdev_spec, wax::obj mboard
){
//create look-up-table for mapping dboard name and connection type to ADC flags
static const int ADC0 = 0, ADC1 = 1, ADC2 = 2, ADC3 = 3;
static const uhd::dict<std::string, uhd::dict<subdev_conn_t, int> > name_to_conn_to_flag = boost::assign::map_list_of
("A", boost::assign::map_list_of
(SUBDEV_CONN_COMPLEX_IQ, calc_rx_mux_pair(ADC0, ADC1)) //I and Q
(SUBDEV_CONN_COMPLEX_QI, calc_rx_mux_pair(ADC1, ADC0)) //I and Q
(SUBDEV_CONN_REAL_I, calc_rx_mux_pair(ADC0, ADC0)) //I and Q (Q identical but ignored Z=1)
(SUBDEV_CONN_REAL_Q, calc_rx_mux_pair(ADC1, ADC1)) //I and Q (Q identical but ignored Z=1)
)
("B", boost::assign::map_list_of
(SUBDEV_CONN_COMPLEX_IQ, calc_rx_mux_pair(ADC2, ADC3)) //I and Q
(SUBDEV_CONN_COMPLEX_QI, calc_rx_mux_pair(ADC3, ADC2)) //I and Q
(SUBDEV_CONN_REAL_I, calc_rx_mux_pair(ADC2, ADC2)) //I and Q (Q identical but ignored Z=1)
(SUBDEV_CONN_REAL_Q, calc_rx_mux_pair(ADC3, ADC3)) //I and Q (Q identical but ignored Z=1)
)
;
//extract the number of channels
size_t nchan = subdev_spec.size();
//calculate the channel flags
int channel_flags = 0;
size_t num_reals = 0, num_quads = 0;
BOOST_FOREACH(const subdev_spec_pair_t &pair, subdev_spec){
wax::obj dboard = mboard[named_prop_t(MBOARD_PROP_RX_DBOARD, pair.db_name)];
wax::obj subdev = dboard[named_prop_t(DBOARD_PROP_SUBDEV, pair.sd_name)];
subdev_conn_t conn = subdev[SUBDEV_PROP_CONNECTION].as<subdev_conn_t>();
switch(conn){
case SUBDEV_CONN_COMPLEX_IQ:
case SUBDEV_CONN_COMPLEX_QI: num_quads++; break;
case SUBDEV_CONN_REAL_I:
case SUBDEV_CONN_REAL_Q: num_reals++; break;
}
channel_flags = (channel_flags << 4) | name_to_conn_to_flag[pair.db_name][conn];
}
//calculate Z:
// for all real sources: Z = 1
// for all quadrature sources: Z = 0
// for mixed sources: warning + Z = 0
int Z = (num_quads > 0)? 0 : 1;
if (num_quads != 0 and num_reals != 0) uhd::print_warning(
"Mixing real and quadrature rx subdevices is not supported.\n"
"The Q input to the real source(s) will be non-zero.\n"
);
//calculate the rx mux value
return ((channel_flags & 0xffff) << 4) | ((Z & 0x1) << 3) | ((nchan & 0x7) << 0);
}
/***********************************************************************
* Calculate the TX mux value:
* The I and Q mux values are intentionally reversed to flip I and Q
* to account for the reversal in the type conversion routines.
**********************************************************************/
static int calc_tx_mux_pair(int chn_for_i, int chn_for_q){
return (chn_for_i << 4) | (chn_for_q << 0); //shift reversal here
}
/*!
* 3 2 1 0
* 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
* +-----------------------+-------+-------+-------+-------+-+-----+
* | | DAC1Q | DAC1I | DAC0Q | DAC0I |0| NCH |
* +-----------------------------------------------+-------+-+-----+
*/
static boost::uint32_t calc_tx_mux(
const subdev_spec_t &subdev_spec, wax::obj mboard
){
//create look-up-table for mapping channel number and connection type to flags
static const int ENB = 1 << 3, CHAN_I0 = 0, CHAN_Q0 = 1, CHAN_I1 = 2, CHAN_Q1 = 3;
static const uhd::dict<size_t, uhd::dict<subdev_conn_t, int> > chan_to_conn_to_flag = boost::assign::map_list_of
(0, boost::assign::map_list_of
(SUBDEV_CONN_COMPLEX_IQ, calc_tx_mux_pair(CHAN_I0 | ENB, CHAN_Q0 | ENB))
(SUBDEV_CONN_COMPLEX_QI, calc_tx_mux_pair(CHAN_Q0 | ENB, CHAN_I0 | ENB))
(SUBDEV_CONN_REAL_I, calc_tx_mux_pair(CHAN_I0 | ENB, 0 ))
(SUBDEV_CONN_REAL_Q, calc_tx_mux_pair(0, CHAN_I0 | ENB))
)
(1, boost::assign::map_list_of
(SUBDEV_CONN_COMPLEX_IQ, calc_tx_mux_pair(CHAN_I1 | ENB, CHAN_Q1 | ENB))
(SUBDEV_CONN_COMPLEX_QI, calc_tx_mux_pair(CHAN_Q1 | ENB, CHAN_I1 | ENB))
(SUBDEV_CONN_REAL_I, calc_tx_mux_pair(CHAN_I1 | ENB, 0 ))
(SUBDEV_CONN_REAL_Q, calc_tx_mux_pair(0, CHAN_I1 | ENB))
)
;
//extract the number of channels
size_t nchan = subdev_spec.size();
//calculate the channel flags
int channel_flags = 0, chan = 0;
BOOST_FOREACH(const subdev_spec_pair_t &pair, subdev_spec){
wax::obj dboard = mboard[named_prop_t(MBOARD_PROP_TX_DBOARD, pair.db_name)];
wax::obj subdev = dboard[named_prop_t(DBOARD_PROP_SUBDEV, pair.sd_name)];
subdev_conn_t conn = subdev[SUBDEV_PROP_CONNECTION].as<subdev_conn_t>();
//combine the channel flags: shift for slot A vs B
if (pair.db_name == "A") channel_flags |= chan_to_conn_to_flag[chan][conn] << 0;
if (pair.db_name == "B") channel_flags |= chan_to_conn_to_flag[chan][conn] << 8;
//increment for the next channel
chan++;
}
//calculate the tx mux value
return ((channel_flags & 0xffff) << 4) | ((nchan & 0x7) << 0);
}
/*!
* Capabilities Register
*
* 3 2 1 0
* 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
* +-----------------------------------------------+-+-----+-+-----+
* | Reserved |T|DUCs |R|DDCs |
* +-----------------------------------------------+-+-----+-+-----+
*/
static int num_ddcs(boost::uint32_t regval)
{
return (regval >> 0) & 0x0007;
}
static int num_ducs(boost::uint32_t regval)
{
return (regval >> 4) & 0x0007;
}
static bool has_rx_halfband(boost::uint32_t regval)
{
return (regval >> 3) & 0x0001;
}
static bool has_tx_halfband(boost::uint32_t regval)
{
return (regval >> 7) & 0x0001;
}
/***********************************************************************
* Mboard Initialization
**********************************************************************/
void usrp1_impl::mboard_init(void)
{
_mboard_proxy = wax_obj_proxy::make(
boost::bind(&usrp1_impl::mboard_get, this, _1, _2),
boost::bind(&usrp1_impl::mboard_set, this, _1, _2));
// Normal mode with no loopback or Rx counting
_iface->poke32(FR_MODE, 0x00000000);
_iface->poke32(FR_DEBUG_EN, 0x00000000);
_iface->poke32(FR_RX_SAMPLE_RATE_DIV, 0x00000001);
_iface->poke32(FR_TX_SAMPLE_RATE_DIV, 0x00000003);
_iface->poke32(FR_DC_OFFSET_CL_EN, 0x0000000f);
// Reset offset correction registers
_iface->poke32(FR_ADC_OFFSET_0, 0x00000000);
_iface->poke32(FR_ADC_OFFSET_1, 0x00000000);
_iface->poke32(FR_ADC_OFFSET_2, 0x00000000);
_iface->poke32(FR_ADC_OFFSET_3, 0x00000000);
// Set default for RX format to 16-bit I&Q and no half-band filter bypass
_iface->poke32(FR_RX_FORMAT, 0x00000300);
// Set default for TX format to 16-bit I&Q
_iface->poke32(FR_TX_FORMAT, 0x00000000);
// TODO TODO TODO TODO TODO TODO TODO TODO TODO TODO
//
// Do something useful with the capabilities register
//
boost::uint32_t regval = _iface->peek32(FR_RB_CAPS);
std::cout << "USRP1 Capabilities" << std::endl;
std::cout << " number of duc's: " << num_ddcs(regval) << std::endl;
std::cout << " number of ddc's: " << num_ducs(regval) << std::endl;
std::cout << " rx halfband: " << has_rx_halfband(regval) << std::endl;
std::cout << " tx halfband: " << has_tx_halfband(regval) << std::endl;
}
void usrp1_impl::issue_stream_cmd(const stream_cmd_t &stream_cmd)
{
if (stream_cmd.stream_mode == stream_cmd_t::STREAM_MODE_START_CONTINUOUS) {
_iface->write_firmware_cmd(VRQ_FPGA_SET_RX_ENABLE, true, 0, 0, 0);
}
if (stream_cmd.stream_mode == stream_cmd_t::STREAM_MODE_STOP_CONTINUOUS) {
_iface->write_firmware_cmd(VRQ_FPGA_SET_RX_ENABLE, false, 0, 0, 0);
}
}
/***********************************************************************
* Mboard Get
**********************************************************************/
static prop_names_t dboard_names = boost::assign::list_of("A")("B");
void usrp1_impl::mboard_get(const wax::obj &key_, wax::obj &val)
{
named_prop_t key = named_prop_t::extract(key_);
if(key_.type() == typeid(std::string)) {
if(key.as<std::string>() == "serial") {
uhd::byte_vector_t buf;
buf.insert(buf.begin(), 248);
boost::this_thread::sleep(boost::posix_time::milliseconds(100));
_iface->write_i2c(I2C_DEV_EEPROM, buf);
boost::this_thread::sleep(boost::posix_time::milliseconds(100));
buf = _iface->read_i2c(I2C_DEV_EEPROM, 8);
val = std::string(buf.begin(), buf.end());
}
return;
}
//handle the get request conditioned on the key
switch(key.as<mboard_prop_t>()){
case MBOARD_PROP_NAME:
val = std::string("usrp1 mboard");
return;
case MBOARD_PROP_OTHERS:
val = prop_names_t();
return;
case MBOARD_PROP_RX_DBOARD:
uhd::assert_has(dboard_names, key.name, "dboard name");
if (key.name == "A") val = _rx_dboard_proxies[DBOARD_SLOT_A]->get_link();
if (key.name == "B") val = _rx_dboard_proxies[DBOARD_SLOT_B]->get_link();
return;
case MBOARD_PROP_RX_DBOARD_NAMES:
val = dboard_names;
return;
case MBOARD_PROP_TX_DBOARD:
uhd::assert_has(dboard_names, key.name, "dboard name");
if (key.name == "A") val = _tx_dboard_proxies[DBOARD_SLOT_A]->get_link();
if (key.name == "B") val = _tx_dboard_proxies[DBOARD_SLOT_B]->get_link();
return;
case MBOARD_PROP_TX_DBOARD_NAMES:
val = dboard_names;
return;
case MBOARD_PROP_RX_DSP:
UHD_ASSERT_THROW(key.name == "");
val = _rx_dsp_proxy->get_link();
return;
case MBOARD_PROP_RX_DSP_NAMES:
val = prop_names_t(1, "");
return;
case MBOARD_PROP_TX_DSP:
UHD_ASSERT_THROW(key.name == "");
val = _tx_dsp_proxy->get_link();
return;
case MBOARD_PROP_TX_DSP_NAMES:
val = prop_names_t(1, "");
return;
case MBOARD_PROP_CLOCK_CONFIG:
val = _clock_config;
return;
case MBOARD_PROP_RX_SUBDEV_SPEC:
val = _rx_subdev_spec;
return;
case MBOARD_PROP_TX_SUBDEV_SPEC:
val = _tx_subdev_spec;
return;
default: UHD_THROW_PROP_GET_ERROR();
}
}
/***********************************************************************
* Mboard Set
**********************************************************************/
void usrp1_impl::mboard_set(const wax::obj &key, const wax::obj &val)
{
if(key.type() == typeid(std::string)) {
if(key.as<std::string>() == "load_eeprom") {
std::string usrp1_eeprom_image = val.as<std::string>();
std::cout << "USRP1 EEPROM image: " << usrp1_eeprom_image << std::endl;
_ctrl_transport->usrp_load_eeprom(val.as<std::string>());
}
if(key.as<std::string>() == "serial") {
std::string sernum = val.as<std::string>();
uhd::byte_vector_t buf(sernum.begin(), sernum.end());
buf.insert(buf.begin(), 248);
_iface->write_i2c(I2C_DEV_EEPROM, buf);
}
return;
}
//handle the get request conditioned on the key
switch(key.as<mboard_prop_t>()){
case MBOARD_PROP_STREAM_CMD:
issue_stream_cmd(val.as<stream_cmd_t>());
return;
case MBOARD_PROP_RX_SUBDEV_SPEC:
_rx_subdev_spec = val.as<subdev_spec_t>();
verify_rx_subdev_spec(_rx_subdev_spec, _mboard_proxy->get_link());
//sanity check
UHD_ASSERT_THROW(_rx_subdev_spec.size() <= 2);
//set the mux and set the number of rx channels
_iface->poke32(FR_RX_MUX, calc_rx_mux(_rx_subdev_spec, _mboard_proxy->get_link()));
return;
case MBOARD_PROP_TX_SUBDEV_SPEC:
_tx_subdev_spec = val.as<subdev_spec_t>();
verify_tx_subdev_spec(_tx_subdev_spec, _mboard_proxy->get_link());
//sanity check
UHD_ASSERT_THROW(_tx_subdev_spec.size() <= 2);
//set the mux and set the number of tx channels
_iface->poke32(FR_TX_MUX, calc_tx_mux(_tx_subdev_spec, _mboard_proxy->get_link()));
return;
default: UHD_THROW_PROP_SET_ERROR();
}
}
|