aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/sim/general/Makefile.srcs
blob: 90ce1a028fb8c61a6c211b8bd251878a4eb4fee9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
#
# Copyright 2015 Ettus Research LLC
#

##################################################
# General Simulation Libraries/Headers
##################################################
SIM_GENERAL_SRCS = $(abspath $(addprefix $(BASE_DIR)/../sim/general/, \
sim_clks_rsts.vh \
sim_exec_report.vh \
sim_math.vh \
sim_file_io.svh \
))