summaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/testbench/cmdfile
blob: 8083eb92ada0225e079f0ce3f6eb43c5c239000a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
# My stuff
-y .
-y ../top/u2_core
-y ../control_lib
-y ../control_lib/newfifo
-y ../serdes
-y ../sdr_lib
-y ../timing
-y ../coregen
-y ../extram
-y ../simple_gemac
-y ../simple_gemac/miim

# Models
-y ../models
-y ../models/CY7C1356C

# Open Cores
-y ../opencores/8b10b
-y ../opencores/spi/rtl/verilog
+incdir+../opencores/spi/rtl/verilog
-y ../opencores/i2c/rtl/verilog
+incdir+../opencores/i2c/rtl/verilog
-y ../opencores/aemb/rtl/verilog
-y ../opencores/simple_pic/rtl