summaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/fifo/Makefile.srcs
blob: 02c567049e39f6d317fc24e518cd858f6762cff1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
#
# Copyright 2010 Ettus Research LLC
#

##################################################
# FIFO Sources
##################################################
FIFO_SRCS = $(abspath $(addprefix $(BASE_DIR)/../fifo/, \
buffer_int.v \
buffer_int2.v \
buffer_pool.v \
crossbar36.v \
dsp_framer36.v \
fifo_2clock.v \
fifo_2clock_cascade.v \
ll8_shortfifo.v \
fifo_short.v \
fifo_long.v \
fifo_cascade.v \
fifo36_to_ll8.v \
ll8_to_fifo36.v \
fifo19_to_ll8.v \
ll8_to_fifo19.v \
fifo36_to_fifo19.v \
fifo19_to_fifo36.v \
fifo19_mux.v \
fifo36_mux.v \
fifo36_demux.v \
packet_router.v \
splitter36.v \
valve36.v \
fifo_pacer.v \
packet_dispatcher36_x3.v \
packet_generator32.v \
packet_generator.v \
packet_verifier32.v \
packet_verifier.v \
fifo19_pad.v \
))