blob: aacafecfd0bad6e05bf55b8d076ba180235d47bc (
plain)
| 1
2
3
4
 | This is a placeholder for the fpga code (verilog, makefiles, corgens...)
The layout should have a common library and various top level builds
and testbenches that are organized hierarchically.
 |