aboutsummaryrefslogtreecommitdiffstats
path: root/firmware/zpu/lib/clock_bits.h
blob: d2052e941805f19ec3abf0e31d07b8cff4fdf775 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
//
// Copyright 2010 Ettus Research LLC
//
/*
 * Copyright 2008 Free Software Foundation, Inc.
 * 
 * This file is part of GNU Radio
 * 
 * GNU Radio is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 3, or (at your option)
 * any later version.
 * 
 * GNU Radio is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */
#ifndef INCLUDED_USRP2_CLOCK_BITS_H
#define INCLUDED_USRP2_CLOCK_BITS_H

#define	_MC_WE_LOCK			0x0001
#define	_MC_MIMO_CLK_INPUT		0x0002		// else SMA input

/*
 * Derived masks (use these):
 *
 * We get our input from 1 of three places:
 *  Our free running oscilator, our SMA connector, or from the MIMO connector
 */
#define	MC_WE_DONT_LOCK			0x0000
#define	MC_WE_LOCK_TO_SMA		(_MC_WE_LOCK | 0)
#define	MC_WE_LOCK_TO_MIMO		(_MC_WE_LOCK | _MC_MIMO_CLK_INPUT)

/*
 * Independent of the source of the clock, we may or may not drive our
 * clock onto the mimo connector.  Note that there are dedicated clock
 * signals in each direction, so disaster doesn't occurs if we're
 * unnecessarily providing clock.
 */
#define	MC_PROVIDE_CLK_TO_MIMO		0x0004

#define MC_REF_CLK_MASK          0x0f

#define MC_PPS_SOURCE_SMA        (0x00 << 4)
#define MC_PPS_SOURCE_MIMO       (0x01 << 4)

#define MC_PPS_POLARITY_NEG      (0x00 << 5)
#define MC_PPS_POLARITY_POS      (0x01 << 5)

#endif /* INCLUDED_USRP2_CLOCK_BITS_H */