/opencores/spi/rtl/verilog/CVS/