//
// Copyright 2010 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see .
//
#include "usrp1_impl.hpp"
#include "fpga_regs_standard.h"
#include
#include
#include
#include
#include
#include
using namespace uhd;
using namespace uhd::usrp;
/***********************************************************************
* RX DDC Initialization
**********************************************************************/
void usrp1_impl::rx_dsp_init(void)
{
_rx_dsp_proxy = wax_obj_proxy::make(
boost::bind(&usrp1_impl::rx_dsp_get, this, _1, _2),
boost::bind(&usrp1_impl::rx_dsp_set, this, _1, _2));
rx_dsp_set(DSP_PROP_HOST_RATE, _clock_ctrl->get_master_clock_freq() / 16);
}
/***********************************************************************
* RX DDC Get
**********************************************************************/
void usrp1_impl::rx_dsp_get(const wax::obj &key, wax::obj &val)
{
switch(key.as()){
case DSP_PROP_NAME:
val = str(boost::format("usrp1 ddc %uX %s")
% this->get_num_ddcs()
% (this->has_rx_halfband()? "+ hb" : "")
);
return;
case DSP_PROP_OTHERS:
val = prop_names_t();
return;
case DSP_PROP_FREQ_SHIFT:
val = _rx_dsp_freq;
return;
case DSP_PROP_CODEC_RATE:
val = _clock_ctrl->get_master_clock_freq();
return;
case DSP_PROP_HOST_RATE:
val = _clock_ctrl->get_master_clock_freq()/_rx_dsp_decim;
return;
default: UHD_THROW_PROP_GET_ERROR();
}
}
/***********************************************************************
* RX DDC Set
**********************************************************************/
void usrp1_impl::rx_dsp_set(const wax::obj &key, const wax::obj &val)
{
switch(key.as()) {
case DSP_PROP_FREQ_SHIFT: {
double new_freq = val.as();
boost::uint32_t reg_word = dsp_type1::calc_cordic_word_and_update(
new_freq, _clock_ctrl->get_master_clock_freq());
//TODO TODO TODO TODO TODO TODO TODO TODO TODO
//
// Handle multiple receive channels / DDC's
//
//TODO TODO TODO TODO TODO TODO TODO TODO TODO
_iface->poke32(FR_RX_FREQ_0, reg_word);
_iface->poke32(FR_RX_FREQ_1, reg_word);
_iface->poke32(FR_RX_FREQ_2, reg_word);
_iface->poke32(FR_RX_FREQ_3, reg_word);
_rx_dsp_freq = new_freq;
return;
}
case DSP_PROP_HOST_RATE: {
unsigned int rate =
_clock_ctrl->get_master_clock_freq() / val.as();
if ((rate & 0x01) || (rate < 4) || (rate > 256)) {
std::cerr << "Decimation must be even and between 4 and 256"
<< std::endl;
return;
}
_rx_dsp_decim = rate;
//TODO Poll every 100ms. Make it selectable?
_rx_samps_per_poll_interval = 0.1 * _clock_ctrl->get_master_clock_freq() / rate;
_iface->poke32(FR_DECIM_RATE, _rx_dsp_decim/2 - 1);
}
return;
default: UHD_THROW_PROP_SET_ERROR();
}
}
/***********************************************************************
* TX DUC Initialization
**********************************************************************/
void usrp1_impl::tx_dsp_init(void)
{
_tx_dsp_proxy = wax_obj_proxy::make(
boost::bind(&usrp1_impl::tx_dsp_get, this, _1, _2),
boost::bind(&usrp1_impl::tx_dsp_set, this, _1, _2));
//initial config and update
tx_dsp_set(DSP_PROP_HOST_RATE, _clock_ctrl->get_master_clock_freq() * 2 / 16);
}
/***********************************************************************
* TX DUC Get
**********************************************************************/
void usrp1_impl::tx_dsp_get(const wax::obj &key, wax::obj &val)
{
switch(key.as()) {
case DSP_PROP_NAME:
val = str(boost::format("usrp1 duc %uX %s")
% this->get_num_ducs()
% (this->has_tx_halfband()? "+ hb" : "")
);
return;
case DSP_PROP_OTHERS:
val = prop_names_t(); //empty
return;
case DSP_PROP_FREQ_SHIFT:
val = _tx_dsp_freq;
return;
case DSP_PROP_CODEC_RATE:
val = _clock_ctrl->get_master_clock_freq() * 2;
return;
case DSP_PROP_HOST_RATE:
val = _clock_ctrl->get_master_clock_freq() * 2 / _tx_dsp_interp;
return;
default: UHD_THROW_PROP_GET_ERROR();
}
}
/***********************************************************************
* TX DUC Set
**********************************************************************/
void usrp1_impl::tx_dsp_set(const wax::obj &key, const wax::obj &val)
{
switch(key.as()) {
//TODO TODO TODO TODO TODO TODO TODO TODO TODO TODO TODO TODO
//
// Set both codec frequencies until we have duality properties
//
//TODO TODO TODO TODO TODO TODO TODO TODO TODO TODO TODO TODO
case DSP_PROP_FREQ_SHIFT: {
double new_freq = val.as();
_codec_ctrls[DBOARD_SLOT_A]->set_duc_freq(new_freq);
_codec_ctrls[DBOARD_SLOT_B]->set_duc_freq(new_freq);
_tx_dsp_freq = new_freq;
return;
}
case DSP_PROP_HOST_RATE: {
unsigned int rate =
_clock_ctrl->get_master_clock_freq() * 2 / val.as();
if ((rate & 0x01) || (rate < 8) || (rate > 512)) {
std::cerr << "Interpolation rate must be even and between 8 and 512"
<< std::endl;
return;
}
_tx_dsp_interp = rate;
//TODO Poll every 100ms. Make it selectable?
_tx_samps_per_poll_interval = 0.1 * _clock_ctrl->get_master_clock_freq() * 2 / rate;
_iface->poke32(FR_INTERP_RATE, _tx_dsp_interp / 4 - 1);
return;
}
default: UHD_THROW_PROP_SET_ERROR();
}
}