// // Copyright 2013-14 Ettus Research LLC // /*********************************************************** * B200 Core Guts **********************************************************/ module b200_core #( parameter R0_CTRL_SID = 8'h10, parameter R1_CTRL_SID = 8'h20, parameter U0_CTRL_SID = 8'h30, parameter L0_CTRL_SID = 8'h40, parameter R0_DATA_SID = 8'h50, parameter R1_DATA_SID = 8'h60, parameter DEMUX_SID_MASK = 8'hf0, parameter EXTRA_BUFF_SIZE = 0, parameter RADIO_FIFO_SIZE = 12, parameter SAMPLE_FIFO_SIZE = 11 ) ( //////////////////////////////////////////////////////////////////// // bus interfaces //////////////////////////////////////////////////////////////////// input bus_clk, input bus_rst, input [63:0] tx_tdata, input tx_tlast, input tx_tvalid, output tx_tready, output [63:0] rx_tdata, output rx_tlast, output rx_tvalid, input rx_tready, input [63:0] ctrl_tdata, input ctrl_tlast, input ctrl_tvalid, output ctrl_tready, output [63:0] resp_tdata, output resp_tlast, output resp_tvalid, input resp_tready, //////////////////////////////////////////////////////////////////// // radio interfaces //////////////////////////////////////////////////////////////////// input radio_clk, input radio_rst, input [31:0] rx0, input [31:0] rx1, output [31:0] tx0, output [31:0] tx1, inout [31:0] fe_atr0, inout [31:0] fe_atr1, input pps_int, input pps_ext, //////////////////////////////////////////////////////////////////// // gpsdo uart //////////////////////////////////////////////////////////////////// input rxd, output txd, //////////////////////////////////////////////////////////////////// // core interfaces //////////////////////////////////////////////////////////////////// output [7:0] sen, output sclk, output mosi, input miso, input [31:0] rb_misc, output [31:0] misc_outs, //////////////////////////////////////////////////////////////////// // debug UART //////////////////////////////////////////////////////////////////// output debug_txd, input debug_rxd, input debug_scl, input debug_sda, //////////////////////////////////////////////////////////////////// // debug signals //////////////////////////////////////////////////////////////////// output [63:0] debug ); localparam SR_CORE_SPI = 8'd8; localparam SR_CORE_MISC = 8'd16; localparam SR_CORE_COMPAT = 8'd24; localparam SR_CORE_READBACK = 8'd32; localparam SR_CORE_GPSDO_ST = 8'd40; localparam SR_CORE_PPS_SEL = 8'd48; localparam COMPAT_MAJOR = 16'h0004; localparam COMPAT_MINOR = 16'h0000; /******************************************************************* * PPS Timing stuff ******************************************************************/ // Generate an internal PPS signal wire int_pps; pps_generator #(.CLK_FREQ(100000000)) pps_gen (.clk(bus_clk), .pps(int_pps)); // Flop PPS signals into radio clock domain reg [1:0] gpsdo_pps_del, ext_pps_del, int_pps_del; always @(posedge radio_clk) ext_pps_del[1:0] <= {ext_pps_del[0], pps_ext}; always @(posedge radio_clk) gpsdo_pps_del[1:0] <= {gpsdo_pps_del[0], pps_int}; always @(posedge radio_clk) int_pps_del[1:0] <= {int_pps_del[0], int_pps}; // PPS mux wire [1:0] pps_select; wire pps = (pps_select == 2'b00)? gpsdo_pps_del[1] : (pps_select == 2'b01)? ext_pps_del[1] : (pps_select == 2'b10)? int_pps_del[1] : 1'b0; /******************************************************************* * Response mux Routing logic ******************************************************************/ wire [63:0] r0_resp_tdata; wire r0_resp_tlast, r0_resp_tvalid, r0_resp_tready; wire [63:0] r1_resp_tdata; wire r1_resp_tlast, r1_resp_tvalid, r1_resp_tready; wire [63:0] u0_resp_tdata; wire u0_resp_tlast, u0_resp_tvalid, u0_resp_tready; wire [63:0] l0_resp_tdata; wire l0_resp_tlast, l0_resp_tvalid, l0_resp_tready; axi_mux4 #(.WIDTH(64), .BUFFER(1)) mux_for_resp (.clk(bus_clk), .reset(bus_rst), .clear(1'b0), .i0_tdata(r0_resp_tdata), .i0_tlast(r0_resp_tlast), .i0_tvalid(r0_resp_tvalid), .i0_tready(r0_resp_tready), .i1_tdata(r1_resp_tdata), .i1_tlast(r1_resp_tlast), .i1_tvalid(r1_resp_tvalid), .i1_tready(r1_resp_tready), .i2_tdata(u0_resp_tdata), .i2_tlast(u0_resp_tlast), .i2_tvalid(u0_resp_tvalid), .i2_tready(u0_resp_tready), .i3_tdata(l0_resp_tdata), .i3_tlast(l0_resp_tlast), .i3_tvalid(l0_resp_tvalid), .i3_tready(l0_resp_tready), .o_tdata(resp_tdata), .o_tlast(resp_tlast), .o_tvalid(resp_tvalid), .o_tready(resp_tready)); /******************************************************************* * Control demux Routing logic ******************************************************************/ wire [63:0] r0_ctrl_tdata; wire r0_ctrl_tlast, r0_ctrl_tvalid, r0_ctrl_tready; wire [63:0] r1_ctrl_tdata; wire r1_ctrl_tlast, r1_ctrl_tvalid, r1_ctrl_tready; wire [63:0] u0_ctrl_tdata; wire u0_ctrl_tlast, u0_ctrl_tvalid, u0_ctrl_tready; wire [63:0] l0_ctrl_tdata; wire l0_ctrl_tlast, l0_ctrl_tvalid, l0_ctrl_tready; wire [63:0] ctrl_hdr; wire [1:0] ctrl_dst = ((ctrl_hdr[7:0] & DEMUX_SID_MASK) == R0_CTRL_SID)? 0 : ( ((ctrl_hdr[7:0] & DEMUX_SID_MASK) == R1_CTRL_SID)? 1 : ( ((ctrl_hdr[7:0] & DEMUX_SID_MASK) == U0_CTRL_SID)? 2 : ( ((ctrl_hdr[7:0] & DEMUX_SID_MASK) == L0_CTRL_SID)? 3 : ( 3)))); axi_demux4 #(.ACTIVE_CHAN(4'b1111), .WIDTH(64), .BUFFER(1)) demux_for_ctrl (.clk(bus_clk), .reset(bus_rst), .clear(1'b0), .header(ctrl_hdr), .dest(ctrl_dst), .i_tdata(ctrl_tdata), .i_tlast(ctrl_tlast), .i_tvalid(ctrl_tvalid), .i_tready(ctrl_tready), .o0_tdata(r0_ctrl_tdata), .o0_tlast(r0_ctrl_tlast), .o0_tvalid(r0_ctrl_tvalid), .o0_tready(r0_ctrl_tready), .o1_tdata(r1_ctrl_tdata), .o1_tlast(r1_ctrl_tlast), .o1_tvalid(r1_ctrl_tvalid), .o1_tready(r1_ctrl_tready), .o2_tdata(u0_ctrl_tdata), .o2_tlast(u0_ctrl_tlast), .o2_tvalid(u0_ctrl_tvalid), .o2_tready(u0_ctrl_tready), .o3_tdata(l0_ctrl_tdata), .o3_tlast(l0_ctrl_tlast), .o3_tvalid(l0_ctrl_tvalid), .o3_tready(l0_ctrl_tready)); /******************************************************************* * UART ******************************************************************/ wire [63:0] u0i_ctrl_tdata; wire u0i_ctrl_tlast, u0i_ctrl_tvalid, u0i_ctrl_tready; axi_fifo #(.WIDTH(65), .SIZE(0)) uart_timing_fifo ( .clk(bus_clk), .reset(bus_rst), .clear(1'b0), .i_tdata({u0_ctrl_tlast, u0_ctrl_tdata}), .i_tvalid(u0_ctrl_tvalid), .i_tready(u0_ctrl_tready), .space(), .o_tdata({u0i_ctrl_tlast, u0i_ctrl_tdata}), .o_tvalid(u0i_ctrl_tvalid), .o_tready(u0i_ctrl_tready), .occupied() ); cvita_uart #(.SIZE(7)) uart ( .clk(bus_clk), .rst(bus_rst), .rxd(rxd), .txd(txd), .i_tdata(u0i_ctrl_tdata), .i_tlast(u0i_ctrl_tlast), .i_tvalid(u0i_ctrl_tvalid), .i_tready(u0i_ctrl_tready), .o_tdata(u0_resp_tdata), .o_tlast(u0_resp_tlast), .o_tvalid(u0_resp_tvalid), .o_tready(u0_resp_tready) ); /******************************************************************* * Misc controls ******************************************************************/ wire set_stb; wire [7:0] set_addr; wire [31:0] set_data; wire spi_ready; wire [31:0] spi_readback; wire [7:0] gpsdo_st; wire [7:0] radio_st; wire [1:0] rb_addr; reg [63:0] rb_data; wire [63:0] l0i_ctrl_tdata; wire l0i_ctrl_tlast, l0i_ctrl_tvalid, l0i_ctrl_tready; axi_fifo #(.WIDTH(65), .SIZE(0)) radio_ctrl_proc_timing_fifo ( .clk(bus_clk), .reset(bus_rst), .clear(1'b0), .i_tdata({l0_ctrl_tlast, l0_ctrl_tdata}), .i_tvalid(l0_ctrl_tvalid), .i_tready(l0_ctrl_tready), .space(), .o_tdata({l0i_ctrl_tlast, l0i_ctrl_tdata}), .o_tvalid(l0i_ctrl_tvalid), .o_tready(l0i_ctrl_tready), .occupied() ); radio_ctrl_proc radio_ctrl_proc (.clk(bus_clk), .reset(bus_rst), .clear(1'b0), .ctrl_tdata(l0i_ctrl_tdata), .ctrl_tlast(l0i_ctrl_tlast), .ctrl_tvalid(l0i_ctrl_tvalid), .ctrl_tready(l0i_ctrl_tready), .resp_tdata(l0_resp_tdata), .resp_tlast(l0_resp_tlast), .resp_tvalid(l0_resp_tvalid), .resp_tready(l0_resp_tready), .vita_time(64'b0), .set_stb(set_stb), .set_addr(set_addr), .set_data(set_data), .ready(spi_ready), .readback(rb_data), .debug()); setting_reg #(.my_addr(SR_CORE_MISC), .awidth(8), .width(32), .at_reset(8'h0)) sr_misc (.clk(bus_clk), .rst(bus_rst), .strobe(set_stb), .addr(set_addr), .in(set_data), .out(misc_outs), .changed()); setting_reg #(.my_addr(SR_CORE_READBACK), .awidth(8), .width(2)) sr_rdback (.clk(bus_clk), .rst(bus_rst), .strobe(set_stb), .addr(set_addr), .in(set_data), .out(rb_addr), .changed()); setting_reg #(.my_addr(SR_CORE_GPSDO_ST), .awidth(8), .width(8)) sr_gpsdo_st (.clk(bus_clk), .rst(1'b0/*keep*/), .strobe(set_stb), .addr(set_addr), .in(set_data), .out(gpsdo_st), .changed()); setting_reg #(.my_addr(SR_CORE_PPS_SEL), .awidth(8), .width(2)) sr_pps_sel (.clk(bus_clk), .rst(bus_rst), .strobe(set_stb), .addr(set_addr), .in(set_data), .out(pps_select), .changed()); simple_spi_core #(.BASE(SR_CORE_SPI), .WIDTH(8), .CLK_IDLE(0), .SEN_IDLE(8'hFF)) misc_spi (.clock(bus_clk), .reset(bus_rst), .set_stb(set_stb), .set_addr(set_addr), .set_data(set_data), .readback(spi_readback), .ready(spi_ready), .sen(sen), .sclk(sclk), .mosi(mosi), .miso(miso), .debug()); always @* case(rb_addr) 2'd0 : rb_data <= { 32'hACE0BA5E, COMPAT_MAJOR, COMPAT_MINOR }; 2'd1 : rb_data <= { 32'b0, spi_readback }; 2'd2 : rb_data <= { 16'b0, radio_st, gpsdo_st, rb_misc }; default : rb_data <= 64'd0; endcase // case (rb_addr) /******************************************************************* * RX Data mux Routing logic ******************************************************************/ wire [63:0] r0_rx_tdata; wire r0_rx_tlast, r0_rx_tvalid, r0_rx_tready; wire [63:0] r1_rx_tdata; wire r1_rx_tlast, r1_rx_tvalid, r1_rx_tready; wire [63:0] rx_tdata_int; wire rx_tlast_int, rx_tvalid_int, rx_tready_int; axi_mux4 #(.WIDTH(64), .BUFFER(1)) mux_for_rx (.clk(bus_clk), .reset(bus_rst), .clear(1'b0), .i0_tdata(r0_rx_tdata), .i0_tlast(r0_rx_tlast), .i0_tvalid(r0_rx_tvalid), .i0_tready(r0_rx_tready), .i1_tdata(r1_rx_tdata), .i1_tlast(r1_rx_tlast), .i1_tvalid(r1_rx_tvalid), .i1_tready(r1_rx_tready), .i2_tdata(64'b0), .i2_tlast(1'b0), .i2_tvalid(1'b0), .i2_tready(), .i3_tdata(64'b0), .i3_tlast(1'b0), .i3_tvalid(1'b0), .i3_tready(), .o_tdata(rx_tdata_int), .o_tlast(rx_tlast_int), .o_tvalid(rx_tvalid_int), .o_tready(rx_tready_int)); axi_fifo #(.WIDTH(65), .SIZE(EXTRA_BUFF_SIZE)) extra_rx_buff (.clk(bus_clk), .reset(bus_rst), .i_tdata({rx_tlast_int, rx_tdata_int}), .i_tvalid(rx_tvalid_int), .i_tready(rx_tready_int), .o_tdata({rx_tlast, rx_tdata}), .o_tvalid(rx_tvalid), .o_tready(rx_tready)); /******************************************************************* * TX Data mux Routing logic ******************************************************************/ wire [63:0] r0_tx_tdata; wire r0_tx_tlast, r0_tx_tvalid, r0_tx_tready; wire [63:0] r1_tx_tdata; wire r1_tx_tlast, r1_tx_tvalid, r1_tx_tready; wire [63:0] tx_tdata_int; wire tx_tlast_int, tx_tvalid_int, tx_tready_int; axi_fifo #(.WIDTH(65), .SIZE(EXTRA_BUFF_SIZE)) extra_tx_buff (.clk(bus_clk), .reset(bus_rst), .i_tdata({tx_tlast, tx_tdata}), .i_tvalid(tx_tvalid), .i_tready(tx_tready), .o_tdata({tx_tlast_int, tx_tdata_int}), .o_tvalid(tx_tvalid_int), .o_tready(tx_tready_int)); wire [63:0] tx_hdr; wire [1:0] tx_dst = ((tx_hdr[7:0] & DEMUX_SID_MASK) == R0_DATA_SID)? 0 : ( ((tx_hdr[7:0] & DEMUX_SID_MASK) == R1_DATA_SID)? 1 : ( 3)); axi_demux4 #(.ACTIVE_CHAN(4'b0011), .WIDTH(64), .BUFFER(1)) demux_for_tx (.clk(bus_clk), .reset(bus_rst), .clear(1'b0), .header(tx_hdr), .dest(tx_dst), .i_tdata(tx_tdata_int), .i_tlast(tx_tlast_int), .i_tvalid(tx_tvalid_int), .i_tready(tx_tready_int), .o0_tdata(r0_tx_tdata), .o0_tlast(r0_tx_tlast), .o0_tvalid(r0_tx_tvalid), .o0_tready(r0_tx_tready), .o1_tdata(r1_tx_tdata), .o1_tlast(r1_tx_tlast), .o1_tvalid(r1_tx_tvalid), .o1_tready(r1_tx_tready), .o2_tdata(), .o2_tlast(), .o2_tvalid(), .o2_tready(1'b1), .o3_tdata(), .o3_tlast(), .o3_tvalid(), .o3_tready(1'b1)); /******************************************************************* * Radio 0 ******************************************************************/ wire [63:0] radio0_debug; radio_b200 #(.RADIO_FIFO_SIZE(RADIO_FIFO_SIZE),.SAMPLE_FIFO_SIZE(SAMPLE_FIFO_SIZE)) radio_0 ( .radio_clk(radio_clk), .radio_rst(radio_rst), .rx(rx0), .tx(tx0), .fe_atr(fe_atr0), .pps(pps), .bus_clk(bus_clk), .bus_rst(bus_rst), .tx_tdata(r0_tx_tdata), .tx_tlast(r0_tx_tlast), .tx_tvalid(r0_tx_tvalid), .tx_tready(r0_tx_tready), .rx_tdata(r0_rx_tdata), .rx_tlast(r0_rx_tlast), .rx_tvalid(r0_rx_tvalid), .rx_tready(r0_rx_tready), .ctrl_tdata(r0_ctrl_tdata), .ctrl_tlast(r0_ctrl_tlast), .ctrl_tvalid(r0_ctrl_tvalid), .ctrl_tready(r0_ctrl_tready), .resp_tdata(r0_resp_tdata), .resp_tlast(r0_resp_tlast), .resp_tvalid(r0_resp_tvalid), .resp_tready(r0_resp_tready), .debug(radio0_debug) ); /******************************************************************* * Radio 1 ******************************************************************/ `ifdef B200_CAN_HAZ_R1 assign radio_st = 8'h2; wire [63:0] radio1_debug; radio_b200 #(.RADIO_FIFO_SIZE(RADIO_FIFO_SIZE),.SAMPLE_FIFO_SIZE(SAMPLE_FIFO_SIZE)) radio_1 ( .radio_clk(radio_clk), .radio_rst(radio_rst), .rx(rx1), .tx(tx1), .fe_atr(fe_atr1), .pps(pps), .bus_clk(bus_clk), .bus_rst(bus_rst), .tx_tdata(r1_tx_tdata), .tx_tlast(r1_tx_tlast), .tx_tvalid(r1_tx_tvalid), .tx_tready(r1_tx_tready), .rx_tdata(r1_rx_tdata), .rx_tlast(r1_rx_tlast), .rx_tvalid(r1_rx_tvalid), .rx_tready(r1_rx_tready), .ctrl_tdata(r1_ctrl_tdata), .ctrl_tlast(r1_ctrl_tlast), .ctrl_tvalid(r1_ctrl_tvalid), .ctrl_tready(r1_ctrl_tready), .resp_tdata(r1_resp_tdata), .resp_tlast(r1_resp_tlast), .resp_tvalid(r1_resp_tvalid), .resp_tready(r1_resp_tready), .debug(radio1_debug) ); `else assign radio_st = 8'h1; //assign undriven outputs assign fe_atr1 = 8'b0; assign tx1 = 32'b0; //unused control signals -- leave in loopback assign r1_resp_tdata = r1_ctrl_tdata; assign r1_resp_tlast = r1_ctrl_tlast; assign r1_resp_tvalid = r1_ctrl_tvalid; assign r1_ctrl_tready = r1_resp_tready; //unused data signals -- leave in loopback assign r1_rx_tdata = r1_tx_tdata; assign r1_rx_tlast = r1_tx_tlast; assign r1_rx_tvalid = r1_tx_tvalid; assign r1_tx_tready = r1_tx_tready; `endif // !`ifdef B200_CAN_HAZ_R1 /******************************************************************* * Debug UART for FX3 ******************************************************************/ wire debug_stb; wire [31:0] debug_data; wire [7:0] debug_addr; wire [31:0] debug_serial; serial_to_settings serial_to_settings_i1 ( .clk(bus_clk), .reset(bus_rst), .scl(debug_scl), .sda(debug_sda), .set_stb(debug_stb), .set_addr(debug_addr), .set_data(debug_data), .debug(debug_serial) ); // Nasty HAck to convert settings to wishbone crudely. reg wb_stb; wire wb_ack_o; always @(posedge bus_clk) wb_stb <= debug_stb ? 1 : ((wb_ack_o) ? 0 : wb_stb); simple_uart debug_uart ( .clk_i(bus_clk), .rst_i(bus_rst), .we_i(wb_stb), .stb_i(wb_stb), .cyc_i(wb_stb), .ack_o(wb_ack_o), .adr_i(debug_addr[2:0]), .dat_i(debug_data[31:0]), .dat_o(), .rx_int_o(), .tx_int_o(), .tx_o(debug_txd), .rx_i(debug_rxd), .baud_o() ); // // Debug // /* -----\/----- EXCLUDED -----\/----- wire [35:0] CONTROL0; chipscope_ila_128 chipscope_ila_i0 ( .CONTROL(CONTROL0), // INOUT BUS [35:0] .CLK(bus_clk), // IN .TRIG0( { triggerA0, triggerB0, r0_rx_tlast, r0_rx_tvalid, r0_rx_tready, r1_rx_tlast, r1_rx_tvalid, r1_rx_tready, rx_tlast, rx_tvalid, rx_tready, r0_rx_tdata[15:0], r1_rx_tdata[15:0], rx_tdata[15:0] } ) // IN BUS [191:0] ); chipscope_icon chipscope_icon_i0 ( .CONTROL0(CONTROL0) // INOUT BUS [35:0] ); -----/\----- EXCLUDED -----/\----- */ endmodule // b200_core