/fpga/usrp3/sim/axi_dram_fifo/
../
sim_sram_1
sim_sram_2