/fpga/usrp3/lib/sim/source_flow_control/test_window/
../
default.wcfg
run_isim
run_iverilog