/fpga/usrp2/opencores/spi/rtl/verilog/
../
spi_clgen.v
spi_defines.v
spi_shift.v
spi_top.v
spi_top16.v