From 9f9729993197839d8be950d69eca4456c8e41323 Mon Sep 17 00:00:00 2001
From: Josh Blum <josh@joshknows.com>
Date: Sat, 28 Jan 2012 12:21:15 -0800
Subject: dsp rework: moved scale and round into ddc chain

16to8 engine now performs only a clip from 16->8
---
 usrp2/top/B100/u1plus_core.v | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

(limited to 'usrp2/top/B100')

diff --git a/usrp2/top/B100/u1plus_core.v b/usrp2/top/B100/u1plus_core.v
index 126d899d5..c61d836d0 100644
--- a/usrp2/top/B100/u1plus_core.v
+++ b/usrp2/top/B100/u1plus_core.v
@@ -410,7 +410,7 @@ module u1plus_core
    // Readback mux 32 -- Slave #7
 
    //compatibility number -> increment when the fpga has been sufficiently altered
-   localparam compat_num = {16'd8, 16'd1}; //major, minor
+   localparam compat_num = {16'd9, 16'd0}; //major, minor
 
    wire [31:0] reg_test32;
 
-- 
cgit v1.2.3