From 5c56ca574ffdf7ad469ab3a3f54def944a978bee Mon Sep 17 00:00:00 2001
From: Nick Foster <nick@ettus.com>
Date: Mon, 6 Feb 2012 13:01:15 -0800
Subject: B100: use FPGA external reset on init

---
 host/lib/usrp/b100/b100_impl.hpp | 1 +
 1 file changed, 1 insertion(+)

(limited to 'host/lib/usrp/b100/b100_impl.hpp')

diff --git a/host/lib/usrp/b100/b100_impl.hpp b/host/lib/usrp/b100/b100_impl.hpp
index 49a3139f0..b71b65562 100644
--- a/host/lib/usrp/b100/b100_impl.hpp
+++ b/host/lib/usrp/b100/b100_impl.hpp
@@ -126,6 +126,7 @@ private:
     void reset_gpif(const boost::uint16_t);
     void enable_gpif(const bool);
     void clear_fpga_fifo(void);
+    void set_reset_fpga(const bool en);
     void handle_async_message(uhd::transport::managed_recv_buffer::sptr);
     uhd::sensor_value_t get_ref_locked(void);
     void set_rx_fe_corrections(const double);
-- 
cgit v1.2.3