From a0d3628a1d954afaa00ebae1bf61ca3bf4fe86d6 Mon Sep 17 00:00:00 2001
From: Marcus Müller <marcus.mueller@ettus.com>
Date: Thu, 9 Apr 2015 19:22:19 +0200
Subject: Fixed B2x0 doc, man pages

* usrp_b200.dox: added information on GPIO header
* usrp_b200.dox: added missing footnote on things only on B210
* usrp_b200.dox: added paragraph on bw adjustment
* uhd_usrp_probe.1/uhd_find_devices.1: added type=e3x0 listing
---
 host/docs/usrp_b200.dox | 36 +++++++++++++++++++++++++++++++-----
 1 file changed, 31 insertions(+), 5 deletions(-)

(limited to 'host/docs/usrp_b200.dox')

diff --git a/host/docs/usrp_b200.dox b/host/docs/usrp_b200.dox
index 6ee2f3445..bd79c4470 100644
--- a/host/docs/usrp_b200.dox
+++ b/host/docs/usrp_b200.dox
@@ -9,10 +9,12 @@
     -   External PPS reference input
     -   External 10 MHz reference input
     -   Configurable clock rate
+    -   Variable analog bandwidth (200 kHz - 56 MHz)
     -   Internal GPSDO option (see \subpage page_gpsdo_b2x0 for details)
     -   B210 Only:
         -   MICTOR Debug Connector
         -   JTAG Connector
+    -   Revision 6 with GPIO header
 - FPGA Capabilities:
     -   Timed commands in FPGA
     -   Timed sampling in FPGA
@@ -65,6 +67,24 @@ frontends have 73 dB of available gain; and the transmit frontends have
 it is recommended that users consider using at least half of the
 available gain to get reasonable dynamic range.
 
+\subsection b200_fe_bw Frontend bandwidth
+
+The analog frontend has a seamlessly adjustable bandwidth of 200 kHz to 56 MHz.
+
+Generally, when requesting any possible master clock rate, UHD will
+automatically configure the analog filters to avoid any aliasing (RX) or
+out-of-band emissions whilst letting through the cleanest possible signal.
+
+If you, however, happen to have a very strong interferer within half the master
+clock rate of your RX LO frequency, you might want to reduce this analog
+bandwidth.  You can do so by calling
+uhd::usrp::multi_usrp::set_rx_bandwidth(bw).
+
+The property to control the analog RX bandwidth is `bandwidth/value`.
+
+UHD will not allow you to set bandwidths larger than your current master clock
+rate.
+
 \section Hardware Reference
 
 \subsection LED Indicators
@@ -156,11 +176,17 @@ Below is a table showing the external connections and respective power informati
 
 Below is a table showing the on-board connectors and switches:
 
-Component ID  |  Description               | Details
---------------|----------------------------|----------------------------------------------------------
- J502*        |  Mictor Connector          | Interface to FPGA for I/O and inspection.
- J503*        |  JTAG Header               | Interface to FPGA for programming and debugging.
- S700         |  FX3 Hard Reset Switch     | -
+Component ID            |  Description               | Details
+------------------------|----------------------------|---------------------------------------------------
+ J502<sup>1</sup>       |  Mictor Connector          | Interface to FPGA for I/O and inspection.
+ J503<sup>1</sup>       |  JTAG Header               | Interface to FPGA for programming and debugging.
+ J504<sup>2</sup>       |  GPIO Header               | Header running to the FPGA for GPIO purposes.
+ S700                   |  FX3 Hard Reset Switch     | Resets the USB controller / System reset
+ U100                   |  GPSDO socket              | Interface to GPS disciplined reference oscillator
+
+<sup>1</sup> Only on the B210
+
+<sup>2</sup> Only since rev. 6 (green board)
 
 */
 
-- 
cgit v1.2.3