From fd3e84941de463fa1a7ebab0a69515b4bf2614cd Mon Sep 17 00:00:00 2001
From: Martin Braun <martin.braun@ettus.com>
Date: Tue, 7 Oct 2014 11:25:20 +0200
Subject: Removed copy of FPGA source files.

---
 fpga/usrp3/lib/dsp/Makefile.srcs | 40 ----------------------------------------
 1 file changed, 40 deletions(-)
 delete mode 100644 fpga/usrp3/lib/dsp/Makefile.srcs

(limited to 'fpga/usrp3/lib/dsp/Makefile.srcs')

diff --git a/fpga/usrp3/lib/dsp/Makefile.srcs b/fpga/usrp3/lib/dsp/Makefile.srcs
deleted file mode 100644
index 44bd6f930..000000000
--- a/fpga/usrp3/lib/dsp/Makefile.srcs
+++ /dev/null
@@ -1,40 +0,0 @@
-#
-# Copyright 2013 Ettus Research LLC
-#
-
-##################################################
-# DSP Sources
-##################################################
-DSP_SRCS = $(abspath $(addprefix $(BASE_DIR)/../lib/dsp/, \
-ddc_chain_x300.v \
-ddc_chain.v \
-duc_chain.v \
-sign_extend.v \
-cordic_z24.v \
-clip_reg.v \
-cordic_stage.v \
-clip.v \
-cic_strober.v \
-cic_decim.v \
-cic_interp.v \
-cic_dec_shifter.v \
-cic_int_shifter.v \
-small_hb_dec.v \
-small_hb_int.v \
-hb_dec.v \
-hb_interp.v \
-round_sd.v \
-add2_and_clip_reg.v \
-add2_and_clip.v \
-add2.v \
-add2_reg.v \
-add2_and_round_reg.v \
-add2_and_round.v \
-round_reg.v \
-round.v \
-srl.v \
-acc.v \
-rx_frontend.v \
-tx_frontend.v \
-rx_dcoffset.v \
-))
-- 
cgit v1.2.3