summaryrefslogtreecommitdiffstats
path: root/usrp2
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'packet_router' into zpuJosh Blum2010-12-1215-303/+383
|\
| * packet_router: harmless logic tweaksJosh Blum2010-12-122-11/+8
| * packet_router: reverted enable change to dsp framer, it was already correctJosh Blum2010-12-121-2/+1
| * packet_router: raise enable for bram reads the cycle before as wellJosh Blum2010-12-112-2/+4
| * packet_router: added fifo before cpu_out, tweaked inspection logicJosh Blum2010-12-101-25/+29
| * packet_router: gave the inspector a 4th output which is CPU onlyJosh Blum2010-12-101-83/+123
| * Merge branch 'ise12' into packet_routerJosh Blum2010-12-1012-107/+241
| |\
| | * time sync on usrp2 as well, added debug pins to time sync.Matt Ettus2010-12-102-2/+10
| | * slave side can now syncMatt Ettus2010-12-102-13/+33
| | * Only do udp now, renamed old ports to exp_time_*Matt Ettus2010-12-092-2/+2
| | * udp is now the defaultMatt Ettus2010-12-092-2/+2
| | * remove old raw ethernet versionMatt Ettus2010-12-092-882/+0
| | * reimplemented mimo time transfer to handle 64 bits. Still needsMatt Ettus2010-12-095-71/+164
| | * renamed exp_pps_* to be exp_time_*, which is the mimo synchronization signalMatt Ettus2010-12-095-22/+22
| | * Merge branch 'time_compare_speedup' into ise12Matt Ettus2010-12-091-2/+16
| | |\
| | | * should safely delay the late signal which was causing timing problemsMatt Ettus2010-12-061-2/+16
| | * | u2plus: clock lock pin capitalization failNick Foster2010-12-062-2/+2
| | |/
| * | packet_router: renamed top level files in an attempt to merge cleanlyJosh Blum2010-12-104-1091/+209
* | | zpu: moved top level file in hopes for easy mergeJosh Blum2010-12-122-1014/+229
* | | zpu: set all the address widths to 16, grumbleJosh Blum2010-12-084-5/+5
* | | zpu: moved stack pointer and made connection for statusJosh Blum2010-12-062-2/+3
* | | zpu: brought status signal out to top levelJosh Blum2010-12-061-1/+3
* | | zpu: shrank the ram size and address bus to 16kJosh Blum2010-12-061-5/+5
* | | zpu: added a zpu + wishbone opencore and integrated into top levelJosh Blum2010-12-0610-10/+1554
|/ /
* | packet_router: added status readback for mode, incremented compat numberJosh Blum2010-11-242-1/+2
* | packet_router: split the control register into misc, cpu hs out, cpu hs inpJosh Blum2010-11-241-10/+24
* | packet_router: modification for sequence number and vrt header offsetJosh Blum2010-11-231-1/+1
* | packet_router: it makes more sense to connect the control flags this way nowJosh Blum2010-11-231-13/+6
* | packet_router: program the dsp udp port and ip addr through setting registersJosh Blum2010-11-232-32/+34
* | reduce warnings, modernize testbenchMatt Ettus2010-11-236-28/+25
* | packet_router: mux the crossbar input after the protocol framerJosh Blum2010-11-231-2/+12
* | allow any unicast packet through.Matt Ettus2010-11-234-5/+40
* | packet_router: moved udp tx proto machine into packet router, replaced udp_wr...Josh Blum2010-11-232-18/+69
* | packet_router: moved dsp framer into a module, added clr to splitter and renamedJosh Blum2010-11-234-93/+110
* | packet_router: implemented crossbar and valve module, moved sreg into router ...Josh Blum2010-11-233-61/+72
* | packet valve. will drop incoming data if shut off.Matt Ettus2010-11-231-0/+28
* | abstract out the crossbar functionalityMatt Ettus2010-11-231-0/+40
* | packet_router: transplanted the async error interface, its now sent into the ...Josh Blum2010-11-232-17/+21
* | packet_router: added a way to program in the ip and mac addrs, and added insp...Josh Blum2010-11-231-2/+17
* | packet_router: fixed sof bug for cpu (== 1), some logic tweaks, added debugJosh Blum2010-11-232-10/+44
* | packet_router: registered control flags, added clear to all state machinesJosh Blum2010-11-232-14/+26
* | packet_router: added splitter and mux for slow path stuff (also fixed typo in...Josh Blum2010-11-232-10/+95
* | packet_router: renamed inspector output signals and connected (for now) to cp...Josh Blum2010-11-232-22/+52
* | packet_router: use BRAM enables to perform pipelined readsJosh Blum2010-11-231-26/+21
* | packet_router: use control register bit for master mode flagJosh Blum2010-11-231-2/+1
* | packet_router: removed unused status words from readback muxJosh Blum2010-11-231-3/+3
* | packet_router: swapped comm mux for a crossbar, serdes crossbar out now muxed...Josh Blum2010-11-231-27/+62
* | packet_router: used registered valid signal for BRAM read cycle delayJosh Blum2010-11-231-16/+15
* | packet_router: created dsp framer for rx pathJosh Blum2010-11-231-6/+100
* | packet_router: added lines for com crossbar and com output muxJosh Blum2010-11-231-13/+35