index
:
uhd
lea-m8f
lea-m8f-003_008_002
lea-m8f-003_009_001
lea-m8f-003_009_004
lea-m8f-003_010_003_000
lea-m8f-003_012_000_000
lea-m8f-v3.14.1.0
lea-m8f-v4.2.0.1
master
Ettus' UHD Repository
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
usrp2
Commit message (
Expand
)
Author
Age
Files
Lines
*
the width of the address bus is called DEPTH, not WIDTH...
Matt Ettus
2010-10-21
1
-2
/
+2
*
address gray coding
Matt Ettus
2010-10-21
1
-1
/
+7
*
slow slew rate and lower drive to 8ma on RAM_XX signals to reduce emi
Matt Ettus
2010-10-21
1
-43
/
+43
*
should combine the randomizer with flow_control
Matt Ettus
2010-10-21
5
-71
/
+254
*
now handles frames larger than the vita packet (i.e. with padding)
Matt Ettus
2010-10-12
1
-6
/
+16
*
don't clear out following packets on an eob ack
Matt Ettus
2010-10-12
1
-1
/
+1
*
don't flag an error on eob ack
Matt Ettus
2010-10-12
1
-1
/
+1
*
proper triggering for interrupts generated on the dsp_clk
Matt Ettus
2010-10-12
1
-1
/
+8
*
cleanup for 32 bit seqnum
Matt Ettus
2010-10-11
1
-4
/
+3
*
increase compatibility number for flow control
Matt Ettus
2010-10-11
1
-1
/
+1
*
switch to 32 bit sequence numbers. Will wrap in ~15 hours at max rate
Matt Ettus
2010-10-11
3
-14
/
+16
*
send message on eob to ack the end of transmission
Matt Ettus
2010-10-11
1
-1
/
+6
*
typo which isn't caught by xilinx
Matt Ettus
2010-10-11
1
-1
/
+1
*
separated flow control and error reporting on tx path. should work with and ...
Matt Ettus
2010-10-10
4
-25
/
+43
*
go to the correct state
Matt Ettus
2010-10-08
1
-3
/
+3
*
add a fifo to the end of the mux to help in timing.
Matt Ettus
2010-10-08
1
-6
/
+13
*
add trigger to makefile
Matt Ettus
2010-10-08
1
-0
/
+1
*
assign setting reg addresses
Matt Ettus
2010-10-08
1
-2
/
+2
*
declarations
Matt Ettus
2010-10-08
1
-2
/
+3
*
checkpoint in flow control packet generation
Matt Ettus
2010-10-08
5
-42
/
+147
*
revert unneeded changes and incorrect comments
Matt Ettus
2010-10-07
3
-38
/
+38
*
reconnect GPIOs, remove debug pins, meets timing now
Matt Ettus
2010-10-06
1
-5
/
+3
*
Merge branch 'ise12' into efifo_merge_dcm
Matt Ettus
2010-10-06
3
-29
/
+23
|
\
|
*
fix timing problem on DAC output bus
Matt Ettus
2010-10-01
1
-2
/
+2
|
*
clean up DAC inversion and swapping to match schematics
Matt Ettus
2010-08-25
1
-3
/
+6
|
*
Clean up iq swapping on RX. It is now swapped in the top level.
Matt Ettus
2010-08-25
3
-27
/
+18
|
*
Merge branch 'features' into tx_policy
Matt Ettus
2010-08-17
2
-3
/
+6
|
|
\
*
|
|
Modified phase shift of DCM1 to -64 which is intended to give more timing mar...
Ian Buckley
2010-09-30
1
-1
/
+1
*
|
|
Enabled phase offset adjustment on DCM_INST1 which drives the external Fast S...
Ian Buckley
2010-09-14
1
-12
/
+12
*
|
|
Added to DCM's and some BUFG's to align the internal 125MHz clock edge with i...
Ian Buckley
2010-09-01
4
-5
/
+101
*
|
|
Merge branch 'efifo_merge' of git@ettus.sourcerepo.com:ettus/fpgapriv into ef...
Ian Buckley
2010-09-01
5
-47
/
+60
|
\
\
\
|
*
|
|
hangedddddddextrnal fifo size to use full NoBL SRAM
ianb
2010-08-25
1
-1
/
+1
|
*
|
|
Corrected extfifo code so that all registers that are on SRAM signals are pac...
ianb
2010-08-25
5
-46
/
+59
*
|
|
|
Enhanced test bench to be more like real world application
Ian Buckley
2010-09-01
2
-7
/
+14
|
/
/
/
*
|
|
capacity logic fix
Matt Ettus
2010-08-19
1
-1
/
+1
*
|
|
Added capacity to the module pinout
Ian Buckley
2010-08-19
1
-3
/
+4
*
|
|
Added a bunch of debug signals.
Ian Buckley
2010-08-19
4
-9
/
+19
*
|
|
Merge branch 'ise12_efifo_work' into efifo_merge
Matt Ettus
2010-08-19
8
-236
/
+113
|
\
\
\
|
*
|
|
Regenerated FIFO with lower trigger level for almost full flag to reflect log...
Ian Buckley
2010-08-19
9
-238
/
+115
*
|
|
|
Merge branch 'features' into ise12_efifo_merge
Matt Ettus
2010-08-16
2
-3
/
+6
|
\
\
\
\
|
|
|
_
|
/
|
|
/
|
|
|
*
|
|
added compat number to usrp2 readback mux
Josh Blum
2010-08-09
1
-2
/
+5
|
*
|
|
makefile dependency fix for second expansion
Josh Blum
2010-08-09
1
-1
/
+1
*
|
|
|
Matt's attempt at merging
Matt Ettus
2010-08-16
10
-5569
/
+306
|
\
\
\
\
|
|
|
_
|
/
|
|
/
|
|
|
*
|
|
rx error context packets should not be marked as errors in the fifo
Matt Ettus
2010-08-11
1
-1
/
+1
|
|
/
/
|
*
|
provide a way to get out of the error state without processor intervention
Matt Ettus
2010-07-29
1
-1
/
+4
|
*
|
sequence number reset upon programming streamid
Matt Ettus
2010-07-28
2
-5
/
+11
|
*
|
attempt at avoiding infinite error messages
Matt Ettus
2010-07-28
1
-5
/
+14
|
*
|
implemented "next packet" and "next burst" policies
Matt Ettus
2010-07-28
3
-24
/
+50
|
*
|
sequence errors can happen on start of burst as well.
Matt Ettus
2010-07-28
1
-1
/
+1
|
*
|
more informative error codes
Matt Ettus
2010-07-28
2
-6
/
+8
[next]