| Commit message (Expand) | Author | Age | Files | Lines |
* | get rid of debug stuff to help timing | Matt Ettus | 2010-06-08 | 1 | -7/+16 |
* | move u2_core into u2_rev3 directory to simplify directory structure and save ... | Matt Ettus | 2010-06-08 | 5 | -46/+2 |
* | allow other clock rates in vita time | Matt Ettus | 2010-06-08 | 1 | -13/+15 |
* | report ise version in build | Matt Ettus | 2010-06-07 | 1 | -1/+1 |
* | proper name for directory | Matt Ettus | 2010-06-07 | 1 | -1/+1 |
* | name build directory with ISE version name | Matt Ettus | 2010-06-07 | 1 | -1/+1 |
* | non-udp uses a different address for the tx dsp core | Matt Ettus | 2010-05-27 | 1 | -1/+1 |
* | manual merge to use localparams from udp version | Matt Ettus | 2010-05-27 | 1 | -4/+23 |
* | from UDP branch, changed names because I want these separate from the non-udp... | Matt Ettus | 2010-05-27 | 3 | -0/+1321 |
* | new files from udp branch added to main Makefile | Matt Ettus | 2010-05-27 | 1 | -1/+19 |
* | Merge branch 'udp' into master_merge_take2 | Matt Ettus | 2010-05-27 | 30 | -67/+2257 |
|\ |
|
| * | better test program for just the tx side | Matt Ettus | 2010-05-19 | 1 | -163/+63 |
| * | fix typo, no functionality difference | Matt Ettus | 2010-05-19 | 1 | -1/+1 |
| * | Merge branch 'master' into udp | Matt Ettus | 2010-05-18 | 224 | -329/+19 |
| |\
| |/
|/| |
|
* | | get rid of some warnings by declaring setting reg width | Matt Ettus | 2010-05-18 | 1 | -8/+8 |
* | | added width parameter to avoid warnings (thanks IJB) and default value parameter | Matt Ettus | 2010-05-18 | 1 | -3/+5 |
* | | added pragmas suggested by Ian Buckley to help ISE12 synthesis | Matt Ettus | 2010-05-18 | 1 | -3/+6 |
* | | get rid of old CVS linkage | Matt Ettus | 2010-05-18 | 221 | -315/+0 |
* | | settings bus to dsp_clk now uses clock crossing fifo | Matt Ettus | 2010-05-16 | 2 | -8/+15 |
| * | ignores | Matt Ettus | 2010-05-18 | 1 | -1/+1 |
| * | Merge branch 'master' into udp, removes u2_rev1, rev2 | Matt Ettus | 2010-05-13 | 10 | -2076/+0 |
| |\
| |/
|/| |
|
* | | remove files for old prototypes, they were confusing people | Matt Ettus | 2010-05-13 | 10 | -2076/+0 |
* | | revert commit 9899b81f920 which should have improved timing but didn't | Matt Ettus | 2010-05-13 | 1 | -5/+13 |
| * | move dsp settings regs to reclocked setting bus. Works, gets us to within 18... | Matt Ettus | 2010-05-12 | 2 | -12/+19 |
| * | reverting logic clean up which should have made timing better, but made it wo... | Matt Ettus | 2010-05-11 | 1 | -5/+12 |
| * | Merge branch 'master' into udp | Matt Ettus | 2010-05-11 | 11 | -14/+540 |
| |\
| |/
|/| |
|
* | | remove port which is no longer there | Matt Ettus | 2010-05-11 | 1 | -1/+1 |
* | | cleaned up the logic, this is copied over from quad radio | Matt Ettus | 2010-05-11 | 1 | -13/+5 |
* | | allow settings bus to cross to a new clock domain, should help timing, but no... | Matt Ettus | 2010-05-11 | 9 | -0/+534 |
| * | Merge branch 'corgan_fixes' into udp_corgan | Matt Ettus | 2010-04-26 | 6 | -32/+47 |
| |\
| |/
|/| |
|
* | | Update config to all eight clock buffers to be used. | Johnathan Corgan | 2010-03-29 | 1 | -1/+1 |
* | | Added timing constraint for Wishbone clock/dsp_clock skew | Johnathan Corgan | 2010-03-29 | 1 | -0/+2 |
* | | Merge commit 'upstream/master' | Johnathan Corgan | 2010-03-09 | 1 | -1/+1 |
|\ \ |
|
* | | | Cut debug bus connection to etherenet MAC to make closing timing easier | Ian Buckley | 2010-02-24 | 1 | -2/+7 |
* | | | Remove some warnings in dsp_core_rx | Johnathan Corgan | 2010-02-23 | 1 | -3/+7 |
* | | | Fix missing item on sensitivity list | Johnathan Corgan | 2010-02-23 | 1 | -1/+1 |
* | | | Change bit width of CORDIC constants to remove meaningless warning | Johnathan Corgan | 2010-02-23 | 1 | -24/+24 |
* | | | Manually assign clk_fpga to BUFG to improve timing | Johnathan Corgan | 2010-02-23 | 1 | -1/+5 |
| | * | Merge branch 'master' into udp | Matt Ettus | 2010-03-25 | 2 | -3/+1 |
| | |\
| | |/
| |/| |
|
| * | | proper initialization of the ram | Matt Ettus | 2010-02-23 | 1 | -1/+1 |
|/ / |
|
* / | Moved usrp2 fpga files into usrp2 subdir. | Josh Blum | 2010-01-22 | 633 | -0/+1556369 |
/ |
|
* | moved fifos around, now easier to see where they are and how big | Matt Ettus | 2010-03-25 | 2 | -17/+30 |
* | bigger fifo on UDP TX path, to possibly fix overruns on decim=4 | Matt Ettus | 2010-03-24 | 1 | -2/+11 |
* | Xilinx ISE is incorrectly parsing the verilog case statement, this is a worka... | Matt Ettus | 2010-03-24 | 1 | -1/+7 |
* | pps and vita time debug pins | Matt Ettus | 2010-03-23 | 1 | -3/+6 |
* | more debug for fixing E's | Matt Ettus | 2010-03-10 | 2 | -6/+13 |
* | better debug pins for going after cascading E's | Matt Ettus | 2010-03-10 | 1 | -1/+5 |
* | copied over from quad radio | Matt Ettus | 2010-02-08 | 1 | -0/+60 |
* | Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udp | Matt Ettus | 2010-01-25 | 4 | -34/+43 |
* | just debug pin changes | Matt Ettus | 2010-01-25 | 2 | -1/+12 |