summaryrefslogtreecommitdiffstats
path: root/usrp2/vrt
Commit message (Expand)AuthorAgeFilesLines
...
* assign setting reg addressesMatt Ettus2010-11-111-2/+2
* declarationsMatt Ettus2010-11-111-2/+3
* checkpoint in flow control packet generationMatt Ettus2010-11-115-42/+147
* revert unneeded changes and incorrect commentsMatt Ettus2010-11-111-2/+2
* Added a bunch of debug signals.Ian Buckley2010-11-111-2/+2
* rx error context packets should not be marked as errors in the fifoMatt Ettus2010-08-111-1/+1
* provide a way to get out of the error state without processor interventionMatt Ettus2010-07-291-1/+4
* sequence number reset upon programming streamidMatt Ettus2010-07-282-5/+11
* attempt at avoiding infinite error messagesMatt Ettus2010-07-281-5/+14
* implemented "next packet" and "next burst" policiesMatt Ettus2010-07-283-24/+50
* sequence errors can happen on start of burst as well.Matt Ettus2010-07-281-1/+1
* more informative error codesMatt Ettus2010-07-282-6/+8
* cleaner error handlingMatt Ettus2010-07-281-27/+28
* introduce new error typesMatt Ettus2010-07-283-34/+80
* insert protocol engine flags when requestedMatt Ettus2010-07-281-2/+6
* move the streamid so it isn't at the same address as clear_stateMatt Ettus2010-07-281-1/+1
* fix a typoMatt Ettus2010-07-282-3/+3
* tx error packets now muxed into the ethernet stream back to the hostMatt Ettus2010-07-283-20/+44
* checkpoint. New context packet generator to report underruns and other errorsMatt Ettus2010-07-282-0/+107
* remove warningsMatt Ettus2010-07-161-1/+1
* fix to stop endless error packetsMatt Ettus2010-07-091-2/+2
* updated tests to match new featuresMatt Ettus2010-07-092-4/+9
* error packets are now valid Extension Context packetsMatt Ettus2010-07-081-11/+32
* reload bit for vita rx ctrlJosh Blum2010-07-051-5/+16
* first attempt at cleaning up the build systemMatt Ettus2010-06-101-0/+13
* better test program for just the tx sideMatt Ettus2010-05-191-163/+63
* fix typo, no functionality differenceMatt Ettus2010-05-191-1/+1
* Xilinx ISE is incorrectly parsing the verilog case statement, this is a worka...Matt Ettus2010-03-241-1/+7
* more debug for fixing E'sMatt Ettus2010-03-101-1/+1
* Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udpMatt Ettus2010-01-251-2/+5
* moved into subdirJosh Blum2010-01-229-0/+1138
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-30 20:47:37 +0000