summaryrefslogtreecommitdiffstats
path: root/usrp2/top
Commit message (Expand)AuthorAgeFilesLines
* b100: fix for fpga syntax error on xfer_rateJosh Blum2011-07-191-1/+1
* Merge branch 'b100_shrink' into new_workJosh Blum2011-07-199-257/+306
|\
| * usrp2: split compat number into major/minor (increment minor for fixes)Josh Blum2011-07-032-2/+2
| * e100: proc_int should be high when interruptedJosh Blum2011-06-201-3/+1
| * e100: added proc_int and buffer for async messagesJosh Blum2011-06-192-17/+49
| * u1p: remove uart and bus testing to fit easierMatt Ettus2011-06-161-8/+9
| * u1p: remove unused portsMatt Ettus2011-06-161-1/+0
| * u1e: core compile now works as a fullchip lintMatt Ettus2011-06-161-1/+1
| * u1p/u1e: cleanup some warnings, connect the correct clocksMatt Ettus2011-06-162-11/+10
| * USRP2/N2x0: incremented compat numbers for frontend workJosh Blum2011-06-152-2/+2
| * Merge branch 'usrp_e100_aux_spi' into dsp_rebaseMatt Ettus2011-06-155-156/+24
| |\
| | * usrp-e100: removed passthrough files, not needed w/ aux spi for clock chipJosh Blum2011-06-093-139/+0
| | * usrp-e100: make reg_test32 persistent across resets, bump compat numberJosh Blum2011-06-081-2/+3
| | * usrp-e100: work on aux spiJosh Blum2011-06-082-17/+22
| * | u1e/u1p: new register map for new dspMatt Ettus2011-06-152-26/+32
| * | u1p: work in dual rx and frontend from u1eMatt Ettus2011-06-142-16/+61
| * | u1p: new tx dsp frontend, copied from u1eMatt Ettus2011-06-141-10/+17
| * | u1e-dsp: attach tx dc offset and iq balanceMatt Ettus2011-06-141-6/+9
| * | dsp: added tx_frontend, instantiated in u2/u2pMatt Ettus2011-06-082-4/+20
| * | u1e: update u1e to use new rx_frontend, and give it a 2nd rx dsp coreMatt Ettus2011-06-081-21/+74
| * | u2/u2p: use all 24 bits from the rx_frontendMatt Ettus2011-06-082-2/+2
| * | u2/u2p: use new rx_frontend in u2 and u2pMatt Ettus2011-06-082-4/+15
| * | u2/u2p: misc connection and compilation fixesMatt Ettus2011-06-081-2/+2
| * | u2/u2p: pull IQ balance and dcoffset out of dsp_core, put in frontend moduleMatt Ettus2011-06-081-2/+13
| |/
* / N2XX: this method for defining R3/R4 actually worksNick Foster2011-06-103-22/+4
|/
* fix copyright noticeMatt Ettus2011-06-071-2/+0
* added copyrightsJosh Blum2011-06-0712-0/+204
* lots of renaming and moving around of toplevel directories to reflect product...Matt Ettus2011-06-0747-1318/+0
* remove old ethernet tester, no longer needed or workingMatt Ettus2011-06-074-205/+0
* removed bit-rotted test harnessMatt Ettus2011-06-073-737/+0
* remove old iad stuffMatt Ettus2011-06-0717-2442/+0
* N210: added makefiles in for rev 4 versions (use LVDS)Nick Foster2011-06-076-4/+204
* u2p: FPGA internal termination on the clock line from ADCMatt Ettus2011-06-071-2/+2
* u2p-lvds: remove unused netsMatt Ettus2011-06-071-2/+0
* builds nowMatt Ettus2011-06-072-2/+4
* first cut at using lvds for adc pinsMatt Ettus2011-06-072-2/+3
* B100: added some packet splitter debug pins, removed debug from GPIO port, sw...Nick Foster2011-05-262-6/+6
* u1p: reset gpifMatt Ettus2011-05-261-2/+4
* u1p: implement a signal to indicate a partially full usb lut, to flush itMatt Ettus2011-05-262-4/+9
* u1p: need to declare wiresMatt Ettus2011-05-261-0/+1
* u1p: vita packet generator for testing purposesMatt Ettus2011-05-261-1/+2
* u1p: should fix underrun reportingMatt Ettus2011-05-261-1/+1
* u1p: modify dsp_framer36 to allow it to skip the udp prot eng headers.Matt Ettus2011-05-261-1/+1
* u1p: modernize, fix warnings, debug pinsMatt Ettus2011-05-261-22/+10
* u1p: debug pinsMatt Ettus2011-05-261-2/+3
* u1p: unused signalsMatt Ettus2011-05-261-4/+0
* u1p: pass tx status/error packets back through GPIF over the response channel...Matt Ettus2011-05-261-12/+5
* u1p: added loopback and timed capability just like u1eMatt Ettus2011-05-262-9/+20
* u1p: revert change to address bus widthMatt Ettus2011-05-261-2/+2
* u1p: use icarus verilog to find warningsMatt Ettus2011-05-261-0/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 19:45:07 +0000